

ZSSC3240


Sensor Signal Conditioner IC for Resistive Sensors

Description

The ZSSC3240 is a sensor signal conditioning IC (SSC) for highly accurate amplification, digitization, and sensor-specific correction of resistive sensor signals. The ZSSC3240 is suitable for bridge and half-bridge sensors, as well as external voltage-source element and single-element sensors (e.g., Pt100 and external temperature sensor diodes) powered by an on-chip current source. Digital compensation of the sensor offset, sensitivity, temperature drift, and non-linearity is accomplished via a 26-bit math core running a correction algorithm with calibration coefficients stored in a non-volatile, reprogrammable memory. The programmable, integrated sensor front-end allows optimally applying various sensors for a broad range of applications.

The ZSSC3240 provides measurement value readouts and programming capabilities via an I2C, SPI, or one-wire interface (OWI). Three different operation modes allow optimal development of digital, digital-analog, and analog-output smart sensor modules including wake-up on request, continuous-on/fast-response, and automatic/cyclic sensor measurement operations. Absolute and ratiometric voltage, current-loop, or interrupt analog outputs are supported by the ZSSC3240. The analog output options and digital interface options (for calibration and/or a digital application interface) can be combined.

Basic Application Diagram



Features

- · Digital communication and calibration interfaces
 - 。 SPI up to 10MHz
 - 。 I2C (Standard, Fast, and High-Speed Mode)
 - one-wire-interface (OWI), up to 100kBit/s
- Accommodates nearly all resistive bridge sensor types (signal spans from 1mV/V up to 500mV/V)
- Supports different sensor element configurations:
 - 。 Resistive bridge or half-bridge
 - Resistive divider string
 - Voltage source
- · On-chip temperature sensor
- External temperature sensing supported, e.g. sensor-bridge as temperature detector, external diode, etc.
- Support for Pt100
- Programmable 16-bit digital-to-analog-converter and output:
 - 。 (0V to 1V) or (0V to 5V) absolute voltage output
 - 。 V_{DD}-ratiometric voltage output
 - 。 4mA to 20mA current-loop output supported
 - 0V to 10V absolute-voltage output supported
- On-chip voltage regulators for sensor supply, and IC operation
- Support for extra regulation by external transistor, for example JFET
- Programmable 24-bit sensor-signal-conditioning math core
- Reprogrammable, nonvolatile memory (NVM)
- Programmable measurement scheduler for continuous sensing applications, with optimized balance of
 - Energy consumption
 - Output update rate
 - Sensor-signal-conditioning accuracy
 - Self-diagnostic coverage and system safety
- · On-chip diagnostics:
 - Sensor connection
 - Broken-chip-check / chipping-check
 - Memory integrity


Physical Characteristics

- Supply voltage, V_{DD}: 2.7V to 5.5V; with external transistor, for example JFET: 5V to 48V
- Operating temperature: -40°C to 125°C
- Supported sensor elements: $0.5k\Omega$ to $60k\Omega$
- Available as die on wafers or 4 x 4 mm² 24-QFN with wettable flanks, allowing visual inspection of QFN reflow quality

Typical Applications


- Calibrated, continuously operating sensors with digital interface and/or analog output: (absolute or ratiometric) voltage or current loop output
- Enables smart, digital sensors for energy-efficient solutions
- · Pressure, flow, and level sensing
- Industrial applications; e.g. process/factory automation
- Consumer / white goods, e.g. HVAC, weight scales
- Medical applications, e.g. blood pressure, continuous smart health monitors

Block Diagram




Typical Application Examples


Digital Half-Bridge Sensor, e.g. PT100




Sensor with Ratiometric Voltage Output and Digital Interface



Analog Sensor with Absolute Voltage Out



Analog Sensor with Current Loop Output, OWI, and External JFET



Contents

1.	Pin Assignments6							
2.	Pin D	Descriptio	ons	7				
3.	Absc	olute Max	imum Ratings	8				
4.	Reco	mmende	ed Operating Conditions	8				
5.	Elect	rical Cha	racteristics	8				
6.	Devi	ce Descri	iption	11				
	6.1		low					
	6.2	Analog (Sensor) Front-End	12				
		6.2.1.	Programmable-Gain Amplifier (PGA)	13				
		6.2.2.	Analog-to-Digital Converter (ADC)					
		6.2.3.	Internal Temperature Sensor	17				
		6.2.4.	Supported Supplies for Sensor Elements and Additional, External Temperature Sensing	17				
	6.3	On-Chip	Diagnostics	22				
	6.4	Digital Ir	nterfaces	24				
		6.4.1.	SPI	24				
		6.4.2.	I2C	27				
		6.4.3.	One-Wire-Interface, OWI	28				
	6.5	Measure	ement and Output Options	32				
		6.5.1.	Single Measurements, Digital Raw Results, and SSC Results	32				
		6.5.2.	Cyclic, Continuous, Repeated Measurements – Measurement Scheduler	34				
		6.5.3.	Analog Outputs: Digital-to-Analog Converter (DAC)	35				
		6.5.4.	Output Interrupt Signaling	38				
	6.6	System	Setup and Control	40				
		6.6.1.	Digital Commands	40				
		6.6.2.	Nonvolatile Memory (NVM)	43				
		6.6.3.	Digital Sensor-Signal-Conditioning Mathematics	55				
	6.7	External	, Extra LDO (LDOctrl) for Applications for > 5.5V	58				
7.	Calib	ration		59				
8.	Pack	age Outli	ine Drawings	59				
9.	Mark	ing Diag	ram	59				
10.	Orde	ring Info	rmation	60				
11.	Glos	sary		60				
12.	Revision History							

Figures


Figure 1.	Pin Assignments for 4 × 4 mm ² 24-QFN Package – Top View	6
Figure 2.	Pin (Pad) Assignments for Bare Die	6
Figure 3.	Main Operating Modes of the ZSSC3240	11
Figure 4.	Analog Sensor Front-End Topology	13
Figure 5.	SPI Configuration CPHA=0	25
Figure 6.	SPI Configuration CPHA=1	25
Figure 7.	SPI Command Request	26
Figure 8.	SPI Read Data	26
Figure 9.	SPI Read Status	26
Figure 10.	I2C Command Request	27
Figure 11.	I2C Read Data	27
Figure 12.	I2C Read Status	27
Figure 13.	General Block Schematic of the OWI Interface	28
Figure 14.	OWI Timing Diagram	29
Figure 15.	OWI Extra (Activation) Pulse for Concurrent OWI and Analog Output Configuration	29
Figure 16.	OWI Command Request	30
Figure 17.	OWI Response by ZSSC3240	31
Figure 18.	Example Configuration for the Measurement Scheduling and Cyclic Mode Operation	34
Figure 19.	Measurement Result Output Update in Cyclic Operation (with "Slow" Interface Polling)	35
Figure 20.	DAC and Analog Output Topology	35
Figure 21.	Current Loop Configuration	38
Figure 22.	EOC-Behavior: Signalization of End-of-Conversion (INT_setup = 00 _{BIN})	38
Figure 23.	EOC and Interrupt Thresholds	39
Figure 24.	Digital IC Section Architecture	40
Figure 25.	LDOctrl Application Topology	58

Tables

Table 1.	Pin Descriptions	7
Table 2.	Absolute Maximum Ratings	8
Table 3.	Recommended Operating Conditions	8
Table 4.	Electrical Characteristics	8
Table 5.	PGA Gain: Stage 1	13
Table 6.	PGA Gain: Stage 2	14
Table 7.	Absolute Offset Shift – Properties	14
Table 8.	Absolute Offset Shift – Differential Sensor Signal's Offset Compensation	14
Table 9.	PGA Input Span Ranges	15
Table 10.	Single Analog-to-Digital Conversion	16
Table 11.	ADC Offset Shift	16
Table 12.	Sensor Supply Options	17
Table 13.	Sensor Supply – Main Sensing	18
Table 14.	Sensor Bias Currents – Sensor Sourcing in Current Mode	19
Table 15.	Sensor Supply – Temperature Sensing	19
Table 16.	Diagnostic Signalization Options with ZSSC3240	22
Table 17.	Information Assignment for CHECK_DIAG Command: Output Register diagnosticreg [15:0]	
Table 18.	General Status Byte	24
Table 19.	Mode Status	24
Table 20.	SPI Interface Parameter	26
Table 21.	I2C Interface Parameter	27
Table 22.	OWI Dimensioning Examples	29
Table 23.	OWI Interface Parameters	29
Table 24.	Data Format of Raw ADC Readings	32
Table 25.	Data Format of Corrected, SSC Results (S and T)	32
Table 26.	Typical Conversion Times for Complete SSC Sensor Measurements: SM, TM	33
Table 27.	Typical Conversion Times and Noise Performance for Complete SSC Measurements	33
Table 28.	DAC Configurations	35
Table 29.	Direct Voltage Outputs	36
Table 30.	Recommended Operating Conditions for Voltage Output	36
Table 31.	ZSSC3240 Current-Loop-Specific Properties	37
Table 32.	Data Format of Interrupt Thresholds (TRSH1 and TRSH2)	39
Table 33.	Command List	40
Table 34.	Memory (NVM) Content Assignments	44
Table 35.	Data Format of 24-bit SSC Coefficients	55
Table 36.	Data Format of Corrected, SSC Results (S and T)	56
Table 37.	IC Supply, VDD Target Level Selection with External Voltage Regulation, External LDO	58
Table 38.	External LDO Operating Conditions	58

1. Pin Assignments

The ZSSC324x is available as 8-inch wafers and in a 24-QFN package. Detailed information about die and wafers is available on request (see last page for contact information).



1 / 1

Figure 1. Pin Assignments for 4 × 4 mm² 24-QFN Package - Top View




Figure 2. Pin (Pad) Assignments for Bare Die

2. Pin Descriptions

Table 1. Pin Descriptions

Pin Number	Name	Туре	Description	
1	VDDB	Analog Input/Output	Positive sensor (bridge) supply or sensor-signal input.	
2	INP	Analog Input	Positive sensor (bridge) signal.	
3	VSSB	Analog Input	Sensor (bridge) ground or sensor-signal input.	
4	INN	Analog Input	Negative sensor (bridge) signal.	
5	IDT-test	_	Renesas-internal use only. Connect to VSS or no connection; leave pin floating.	
6	IDT-test	_	Renesas-internal use only. Connect to VSS or no connection; leave pin floating.	
7	RESQ	Digital Input	Digital IC reset (low active); internal pull-up.	
8	IDT-test	_	Renesas-internal use only. Connect to VSS or no connection; leave pin floating.	
9	MOSI/SDA	Digital Input/Output	Digital data input for SPI or bidirectional data I/O for I2C. Pull-up to VDD.	
10	n.c.	_	No connection. Leave pin floating.	
11	SCLK/SCL	Digital Input	Clock input for SPI or I2C interface. Referenced to applied VDD level.	
12	MISO	Digital Output	Data output from ZSSC3240 to master for SPI interface. Referenced to applied VDD level.	
13	SS	Digital Input	Slave select (interface enable) for SPI. Referenced to applied VDD level.	
14	EOC	Digital Output	End-of-conversion and output interrupt signal.	
15	OWI2 _{in}	Digital Input	Optional OWI interface input line for current-loop applications.	
16	AOUT/OWI1	Analog Output; Digital Input/Output	Analog smart-sensor output signal and/or OWI-interface input/output line.	
17	FB	Analog Output	Current-loop application feedback output (level below VSS!). No connection if not used.	
18	VSS	Ground	Power supply ground.	
19	V_{DD}	Supply	Power supply.	
20	n.c.	_	No connection. Leave pin floating.	
21	T _{EXT}	Analog Output	Current drive output for external temperature sensor and/or bridge in Current Mode. A 150Ω serial resistor is built in the IC internally for pad-protection purposes.	
22	n.c.		No connection. Leave pin floating.	
23	LDOctrl	Analog Output	Control output (reference signal) for (optional) external regulator / supply control loop.	
24	n.c.	_	No connection. Leave pin floating.	
25	Exposed PAD	-	QFN-bottom plate, i.e. Die-bottom/substrate. Leave pin floating (no electrical connection), PAD to be used for heat dissipation only.	

3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the ZSSC3240 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions might affect device reliability.

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Conditions	Minimum	Maximum	Units
TJ	Junction temperature			135	°C
Ts	Storage temperature		-45	150	°C
	ESD – Human Body Model			4000	V
	ESD – Charged Device Model			750	V
	Latch-up		-100	+100	mA
V_{DD_max}	Maximum allowed for voltage supply	Referenced to VSS.	-0.3	6.5	V
V_{IF_max}	Voltage at digital interface pins	I2C pins: SDA, SCL	-0.3	5.5	V
V_{FB_max}	Voltage at FB pin	4mA to 20mA current loop interface	-2	2	V

4. Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
V_{DD}	Power supply voltage	2.7	_	5.5	V
T _A	Ambient temperature (depending on the part code)	-40	_	125	°C
	External (parasitic) capacitance between VDD and VSS, without external supply transistor regulation	0	10	_	nF
C_{VDD}	External (parasitic) capacitance between VDD and VSS, with (optional) external supply transistor regulation	80	100	120	nr nr
$C_{\text{VDDB,EMC}}$	Recommended, external capacitance between VDDB and VSS for electro-magnetic immunity (EMI)	0	6.8	8	nF
$C_{AOUT,EMC}$	Recommended, external capacitance between AOUT versus VSS, and versus VDD for EMI [a]	0	22	33	nF
I _{Sensor}	Load current through external sensor element [b]	0.02	0.5	4	mA
$V_{DioDrop}$	External temperature diode and RTD input range, drop over external element referenced to T _{EXT} pin	-0.2	-	1	V
V_{Sens_in}	Absolute sensor signal input level, INN, INP pins	0.5	-	1.2	V
VDDB _{ratio_min}	Minimum level at VDDB [b]	0.9	_	_	V
VSSB _{ratio_max}	Maximum level at VSSB [b]	-	_	0.7	V
I _{max_AOUT_V}	Maximum current load at AOUT pin for voltage outputs	-	-	18	mA
SR_{VDD_POR}	Recommended V _{DD} rise slew rate for power-on-reset (POR) [c]	1.5	_	_	V/ms

[[]a] For applications with OWI-interface or analog voltage-output.

5. Electrical Characteristics

All parameter values are valid only under specified operating conditions. All voltages are referenced to Vss.

Table 4. Electrical Characteristics

Note: See important notes at the end of this table.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
	IC Supply					
I _{IC}	Current consumption, active IC	Excluding connected sensor elements (with LDOctrl enabled)	_	2.3	2.80	mA
I _{IDLE}	Idle current consumption, IC in Idle State	Typical value at 30°C, maximum value at 85°C (125°C) OWI and LDOctrl disabled	_	1.5	6 (22)	μΑ

[[]b] With ratiometric sensor supply configuration; e.g. a ratiometric bridge or bridge as temperature sensor with internal or external Rt.

[[]c] Per design, there is no (theoretical) minimum V_{DD} slew rate to trigger a clean POR. Nevertheless, a reasonable slew rate is recommended.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
I _{AVE} Average current draw		Mean current consumption for one complete SSC measurement cycle per second at 16-bit digital-only output	_	_	3.5	μА
$V_{\text{DD,LDOctrl}}$	Target level regulation range to generate V _{DD} after external transistor, for example JFET	Using LDOctrl and external transistor; programmable setup: VDD_Idoctrl_target (see section 6.7)	4.6	5.2	5.5	V
	•	Sensor Supply	l		l	
I _{SUP}	Sensor bias	In the case of a Current Mode sensor	5	80	500	μΑ
Err _{TBIAS}	Relative sensor bias current error [a]	supply; setup in temp_source and sensor_sup (see section 6.2)	-3.5	-1	1.5	%
V_{TBIAS}	Drop over sensor bias current source	referenced VDDA _{int} from internal analog regulator	-	200	230	mV
VDDB (VDDA _{int})	Internally regulated analog (bridge) sensor front-end supply	In the case of a ratiometric sensor supply, setup in <i>temp_source</i> and <i>sensor_sup</i>	1.68	1.75	1.80	V
PSRR _{LOW}	Power supply rejection ratio ^[b] , only internal	Attenuation of V_{DD} fluctuations in the range of $f_{VDD} = 0$ Hz to 10MHz	45	50	_	dB
PSRR _{HIGH}	regulator	$f_{VDD} > 10MHz$	20	_	_	dB
	I Described	Analog-to-Digital Converter (ADC, A2D		1 40		5
rADC	Resolution	Single outernal concer ACD conversion	12	16	24	Bit
$f_{S,raw}$	Single-conversion rate, conversions per second	Single external sensor A2D conversion (without auto-zero measurement AZ); resolution dependent	0.21 (ADC: 24-bit)	3.39 (ADC: 16-bit)	13.00 (ADC: 12-bit)	kHz
V _{ADCmid} (AGND)	Differential ADC input common mode [c]	With internal regulator supplying VDDB pin, typical: VDDB/2 = 875mV (equals PGA output common mode level)	_	0.5	_	VDDB
ENOB [9]	Effective number of bits, $3\sigma_{\text{Noise}}$ based	For gain < 78, shorted input, rADC = 24-bit, no oversampling	15.8	18.1	_	Bit
		ital-to-Analog Converter (DAC) and Analog			1	
r _{DAC}	Resolution		13	14	16	Bit
t _{DACsettle}	Analog voltage output settling time	Time from 30% steady state until 99% of new DAC output (100% out) value is reached; varies with level differences	0	65	150	μs
	Addressable output	Absolute output, <i>Aout_setup</i> = 010 _{BIN} (see section 6.5.3.1)	0.025	_	1	V
V_{DACout}	voltage at AOUT pin	Absolute output, $V_{DD} > 5.01V$, $Aout_setup = 011_{BIN}$	0.025	_	5	V
		Ratiometric output, Aout_setup = 001 _{BIN}	0.1	-	100	%VDD
BW _{DAC}	Output filter bandwidth	Without external components	12	15	20	kHz
SR _{out}	Output slew rate	Resistive load > $2k\Omega$, capacitive load < $20nF$ at Aout, temperature = $25^{\circ}C$	20	100	-	mV/µs
I_{OUTmax}	Maximum output current	This current level must be overdriven from an OWI-Master, if concurrent DAC-output and OWI communication is configured.	10	12	18	mA
I _{DRloop}	Current loop driving current	Aout_setup = 000 _{BiN} ; depends on connected bipolar transistor for current loop application	_	100	160	μΑ
	T	Programmable-Gain Amplifier (PGA)			1	
G _{amp}	Gain	120 steps	1.32	_	540	V/V
G _{err}	Gain error	Referenced to nominal gain, T = 25°C	-2.5	0	2.5	%
V_{CMin}	Supported input common mode	VDDA _{int} = 1.75V, valid for ratiometric and current mode sensor supply	0.70	0.85	1.00	V
		Sensor Signal Conditioning Performan		1 15	2.04	l/∐→
		Cyclic operation SSC-corrected (S, T) digital output rate, ADC:16-bit (see section 6.5.1)	0.07	1.45	2.91	kHz kHz
f _{SSCout}	Output (Update) rate [d]	Complete SSC cycle (<i>S</i> , <i>T</i>) including analog output update; ADC: 14-bit; DAC: 14-bit	1.35	1.45	1.60	kHz

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$Err_{A,IC}$	error serisor (in temperature and measura		_	_	0.01	% FSO
V _{ioffsc} Correctable (in PGA), absolute, differential input offset		Programmable in 1mV steps; accuracy: ±5% referenced to nominal setup	-15	0	15	mV
$\Delta_{ADC,c}$	Correctable (in ADC), relative, differential input offset	Percentage of sensor signal offset versus maximum sensor signal	0	_	98	%
		Input				
V_{INP},V_{INN}	Absolute sensor input	Voltages at INP and INN pin; resulting minimum/maximum differential voltages: -700mV < V _{INdiff} < 700mV	0.5	_	1.20	V
V_{TEXT}	External temperature diode or RTD input range	At T _{EXT} pin	0.5	_	1.25	V
D	External sensor (bridge)	VDDB = 1.75V	0.5	_	60	kΩ
R _{SENSOR}	resistance	For 4mA to 20mA current loop output	1.6	_	60	kΩ
$ V_{\text{DIFFin}} $	Differential input signal range	Referenced to sensor supply (VDDA _{int}); leading to full scale analog excitation	2.6	50	700	mV
		Diagnostics				
R_{open}	Sensor connection loss; i.e., open threshold	INP vs. INN	70	_	_	kΩ
R_{short}	Sensor connection short threshold	INP vs. INN; T _{EXT} vs. VDDB	_	_	100	Ω
$V_{s,valid}$	Valid sensor input signal	Beyond V _{s,valid,} sensor connection checks (such as in-range, etc.) signalize Diagnostic <i>FAULTs</i>	0.44	-	1.31	V
	•	Power-Up		•		
t _{STA1}	Start-up Time	V _{DD} ramp up to interface communication	_	_	2	ms
t _{STA2}	Start-up Time	V _{DD} ramp up to analog operation	_	_	2.5	ms
t_{WUP1}	Wake-up Time	Sleep to Active State interface communication	_	2	10	μs
t _{WUP2}		Sleep to Active State analog operation	_	_	2	ms
	T	Oscillator	1	1	1	1
f_{CLK}	Internal oscillator frequency		5.9	6.0	6.1	MHz
		Temperature Sensor(s)				
\mathbf{r}_{Temp}	Internal temperature sensor resolution	Setup: ADT _{Tsens,int} = 13-bit	12	35	_	Counts/K
Rt, Rt'	Internal low TC ^[f] top/bottom resistance for external temperature	Programmable with internal_rt and extra_rt; applied if temp_source e {010; 110} (see section 6.2.4)	1.34	-	40	kΩ
	T ==	Interface and Memory	T	1 .	I .	
f _{C,SPI}	SPI clock frequency		0.05	1	12	MHz
f _{C,I2C}	I2C clock frequency		-	_	3.4	MHz
CD _{owl}	OWI data rate	Durant and the same 40 to 1	0.33	-	10	kBit/s
t _{PROG}	NVM program time	Programming time per 16-bit word	-	3	7	ms
n _{NVM}	NVM endurance	Number of reprogramming cycles	1000	10000	_	Numeric
t _{RET,NVM}	Data retention		10	_	_	Years

- [a] Referenced to nominal value. Relative errors are typically < 1% for sensor bias current setups > 20µA.
- [b] PSRR = 20·log₁₀(V_{DD}/V_{DDB}): will be improved when applying external filter elements at V_{DD} and/or also using an external JFET regulator.
- [c] This parameter must be taken into account if automatic common mode regulation in the PGA is switched off (pga_en_shift; see section 6.2.1) and a non-symmetric sensor supply and input to the PGA ADC path have been configured.
- [d] There are several setups and parameters that allow optimizing and maximizing the output update rate; e.g., ADC and DAC resolutions, configurations for the measurement sequence, usage of the internal or an external temperature sensor.
- [e] V_{loffsc} and $\Delta_{\text{ADC,c}}$ can be arbitrarily set up and combined. They work independently on each other.
- [f] Typical residual temperature variation of voltage across Rt, Rt': 10ppm/K; maximum deviation: 150ppm/K at 40kΩ and >100°C, all other setups and conditions < 60ppm/K.
- [g] ENOB = $log_2(2^{rADC} / 3\sigma_{Noise})$ with, for example rADC[Bit] = 24.

6. Device Description

The ZSSC3240 can be set up to for one of three main operating modes:

Sleep Mode

The Sleep Mode is recommended for smart sensors with purely digital output. The ZSSC3240 automatically enters the idle state after command execution for minimum current consumption, whereas the interface is still listening and accepts commands. After receiving a valid command, the ZSSC3240 wakes up, executes the command, provides the results at the digital interface, where the results must be read, and returns to idle state after the data fetch. The results are only available once; repeated data fetch is not supported. In Sleep Mode, sensor measurement results cannot be provided at the analog output of ZSSC3240.

Command Mode

The Command Mode is most appropriate for evaluation, test, and calibration purposes. In this mode, all commands are available, both digital and analog outputs are supported and all functionality is available. Command Mode can be used for applications requiring re-occurring (or even continuous) digital interaction, potential analog output, and minimum latency. Applications in Command Mode are only active on command request.

Cyclic Mode

In Cyclic Mode, autonomous, cyclically repeated sensor measurements are performed and related digital and/or analog output updates are provided. Cyclic Mode is recommended for analog output applications. The cyclic sequence for measurements, diagnostics, and hence the output update rate is configurable.

The ZSSC3240 always enters the programmed *default_mode* after power-on (reset). One of the three operating modes can be set up as the default. After the ZSSC3240 is powered and has entered its default mode, changing to one of the other operating modes is possible via the mode change and start commands: *START_CM*, *START_SLEEP* (see section 6.6.1 for details).




Figure 3. Main Operating Modes of the ZSSC3240

The ZSSC3240 supports three different types of digital interfaces: I2C, SPI, and OWI. All interface types allow application and control of each of the main operating modes.

Exception: The combination of Sleep Mode as the default mode (see the $default_mode$ bit in the SSF1 register in Table 34) and the OWI interface is not supported. The OWI interface must be disabled ($owi_off = 1$, bit[13] in the SSF1 register) for correct Sleep Mode operation.

When using commands to change the operating mode, e.g. *START_CM* or *START_SLEEP*, validation of the new operating mode is recommended; e.g., by reading an NVM register or simply retrieving the status byte.

Note: The ZSSC3240 always requires two or more interface command interactions after an operating mode change prior to any additional changes in the mode.

6.1 Signal Flow

See the figures on page 2 for the ZSSC3240 block diagram and circuit diagrams for different input sensors. The ZSSC3240 supports two sensor supplies: ratiometric voltage and current mode, i.e., sensor current bias. In the ratiometric sensor-supply configuration, VDDB and the power supply for analog circuitry are provided by an onchip voltage regulator, which is optimized for power supply disturbance rejection (PSRR). To improve noise suppression, the digital blocks are powered by a separate voltage regulator. A power supervision circuit monitors all supply voltages and generates appropriate reset signals for initializing the digital blocks.

The System Control Unit controls the analog circuitry to perform the measurement types: external sensor, external or internal temperature, and offset measurement. The multiplexer selects the signal input to the amplifier, which can be the external signals from the input pins INP, INN, T_{EXT}, VDDB, and VSSB or the internal temperature reference sensor signals. A full measurement request will trigger an automatic sequence of all measurement types and all input signals. The basic sensor signal source configuration is set up in the *SSF1* register (see Table 34) in the on-chip memory.

The programmable gain amplifier (PGA) consists of two stages with programmable gain values. The ZSSC3240 employs a programmable analog-to-digital converter (ADC) optimized for conversion speed and noise suppression. The programmable resolution from 12 to 24 bits provides flexibility for adapting the conversion characteristics. To improve power supply noise suppression, the ADC uses the external sensor supply voltage, e.g., VDDB for the ratiometric supply of a connected full-bridge sensor element, as its reference voltage leading to a ratiometric measurement topology. The remaining IC-internal offset and the sensor element offset, i.e., the overall system offset for the amplifier and ADC, can be canceled via an offset and auto-zero measurement, respectively.

The math core accomplishes the auto-zero, span, and 1st and 2nd order temperature compensation of the measured external sensor signal. The correction coefficients are stored in the non-volatile memory.

The ZSSC3240 supports SPI, OWI, and I2C interface communication for controlling the ZSSC3240, configuration, and measurement result output. Analog output signals can be provided, which are proportional to the sensor signal that has been compensated for nonlinearity and temperature. The ZSSC3240 can also check and signalize numerous sensor and self-check diagnostic values.

6.2 Analog (Sensor) Front-End

The main blocks and functions of the analog sensor front-end of the ZSSC3240 are illustrated in Figure 4. As a typical first setup, the type and supply of the connected (external) sensor element should be determined and configured. The *sensor_sup* and *temp_source* bits in the *SSF1* register (03_{HEX}; see Table 34) of the NVM must be set up according to the connected sensor configuration.

Important: If using the current mode sensor biasing via the "Sensor Bias Current" block, which is configured with the *Tbiasout* bit field (see section 6.2.4), ensure that the selection for bias current combined with the dimensioning for the connected external sensor is within the input common mode constraints, V_{CMin} (typical 0.85V) as defined in Table 4.




Figure 4. Analog Sensor Front-End Topology

6.2.1. Programmable-Gain Amplifier (PGA)

The amplifier has a fully differential architecture and consists of two stages. The amplification of each stage and the external sensor gain polarity are programmable via settings in the measurement configuration register:

- For the main sensor element: SM_config1 and SM_config2 (NVM addresses 14HEX and 15HEX; see Table 34)
- For an optional external temperature sensor: extTemp_config1 and extTemp_config2 (NVM addresses 16HEX and 17HEX; see Table 34).

The first 7 bits of the $*_config1$ registers are the programmable gain settings $Gain_stage1$ and $Gain_stage2$. The options for the programmable gain settings are listed in Table 5 and Table 6. The resulting analog gain is the linear product of the stage 1 and stage 2 selection: $Gain_{PGA} = Gain_1 \cdot Gain_2$. With the programmable $Gain_polarity$ bit in the $*_config1$ registers, the sign of the effective PGA gain can be swapped; e.g., to invert the sensor characteristic's slope and invert signal processing of the differential signal between INP and INN.

Table 5.	PGA	Gain:	Stage '	1

	Coin DVA			
bit[3]	bit[2]	bit[1]	bit[0]	Gain₁ [V/V]
0	0	0	0	1.2
0	0	0	1	2
0	0	1	0	4
0	0	1	1	6
0	1	0	0	12
0	1	0	1	20
0	1	1	0	30
0	1	1	1	40
1	0	0	0	60
1	0	0	1	80
1	0	1	0	120
1	0	1	1	150
1	1	0	0	200
1	1	0	1	240
1	1	1	0	300
1	1	1	1	Not assigned

Table 6. PGA Gain: Stage 2

	Gain_stage2[2:0]					
bit[2]	bit[1]	Gain₂ [V/V]				
0	0	0	1.1			
0	0	1	1.2			
0	1	0	1.3			
0	1	1	1.4			
1	0	0	1.5			
1	0	1	1.6			
1	1	0	1.7			
1	1	1	1.8			

In addition to the amplification of the sensor input signals, the PGA's first stage can perform an absolute offset shifting of the differential sensor signal. This shift operation can be programmed in 1mV steps with the configuration setup *ioffsc* bit field in the S*M_config2* and *extTemp_config2* registers. The effective voltage-shift depends on the selected Gain₁, *Gain_stage1*. The V_{IOFFSC} values (in Table 8) correspond to the higher Gain₁ values, i.e. Gain₁ > 100. The PGA-operation including shift effect for a differential input signal, V_{DIFFin} can be described as:

$$V_{ADC,IN} = Gain_2 \cdot Gain_1 \cdot (V_{DIFFin} + V_{IOFFSC}) - Gain_2 \cdot V_{IOFFSC}$$

Equation 1

Table 7. Absolute Offset Shift - Properties

Symbol	Parameter		Typical	Maximum	Units
Δ_{IOFFSC}	Relative accuracy of the effectively applied Offset Shift referenced to the selected setup per <code>ioffsc[4:0]</code> , IC-to-IC variation	0.89	0.98	1.07	-
TC _{neg,IOFFSC}	1 st order temperature coefficient for the change of the effective Offset Shift voltage for negative-voltage shift effects, i.e. ioffsc[4]=0	-0.25	-0.21	0	PPT/K
TC _{pos,IOFFSC}	1st order temperature coefficient for the change of the effective Offset Shift voltage for positive-voltage shift effects, i.e. ioffsc[4]=1	0	0.21	0.25	PPT/K
SNR _{IOFFSC}	Fluctuation of output offset signal (V _{IOFFSC}) versus nominal value at 25°C; 20·log10(V _{IOFFSC} /ΔV _{IOFFSC})	_	74	_	dB

The shifting can be configured independently for the main sensor and the optional, external temperature sensor. If the absolute offset shifting is enabled, then the ZSSC3240 current consumption increases by 100µA. The advantage of absolute offset shifting is an increase of analog dynamic range in the ZSSC3240's sensor frontend, which results in higher measurement result quality (less noise/fluctuations).

Table 8. Absolute Offset Shift – Differential Sensor Signal's Offset Compensation

		ioffsc[4:0]			Ob.10 E85-11 V
bit[4]	bit[3]	bit[2]	bit[1]	bit[0]	Shift Effect, V _{IOFFSC}
0	0	0	0	0	0mV, no shift
0	0	0	0	1	-1mV
0	0	0	1	0	-2mV
0	0	0	1	1	-3mV
0	0	1	0	0	-4mV
0	0	1	0	1	-5mV
0	0	1	1	0	-6mV
0	0	1	1	1	-7mV
0	1	0	0	0	-8mV
0	1	0	0	1	-9mV
0	1	0	1	0	-10mV
0	1	0	1	1	-11mV
0	1	1	0	0	-12mV
0	1	1	0	1	-13mV
0	1	1	1	0	-14mV
0	1	1	1	1	-15mV

		ioffsc[4:0]			Chitt Ettant V
bit[4]	bit[3]	bit[2]	bit[1]	bit[0]	Shift Effect, V _{IOFFSC}
1	0	0	0	0	0mV, no shift
1	0	0	0	1	1mV
1	0	0	1	0	2mV
1	0	0	1	1	3mV
1	0	1	0	0	4mV
1	0	1	0	1	5mV
1	0	1	1	0	6mV
1	0	1	1	1	7mV
1	1	0	0	0	8mV
1	1	0	0	1	9mV
1	1	0	1	0	10mV
1	1	0	1	1	11mV
1	1	1	0	0	12mV
1	1	1	0	1	13mV
1	1	1	1	0	14mV
1	1	1	1	1	15mV

The PGA can perform an automatic adjustment for the PGA input to ADC input common mode. This can be enabled via the *pga_en_shift* bit in the *_config2 registers. The supportable input common mode range at the PGA, i.e. at the sensor front-end input, is constant per IC because it is derived from the internally regulated voltage VDDA_{int}.

Table 9. PGA Input Span Ranges

Total Gain, G _{AMP} Examples	Gain₁	Gain ₂	Max. Input Span, Differential Signal Range [mV]
540	300	1.8	5.0
420	300	1.4	6.4
330	300	1.1	8.1
280	200	1.4	9.6
220	200	1.1	12.2
144	120	1.2	18.5
103	80	1.3	25.9
88	80	1.1	30.5
72	60	1.2	37.5
60	40	1.5	45
48	40	1.2	56
39	30	1.3	69
30	20	1.5	90
19.2	12	1.6	140
13.2	12	1.1	204
10.2	6	1.7	264
5.2	4	1.3	519
3.0	2	1.5	900
1.32 ^[a]	1.2	1.1	1400

[[]a] There is a general PGA-input range constraint to support V_{INdiff} of $\pm 700 \text{mV}$ at maximum, which is especially dominating for $G_{\text{AMP}} < 2$.

6.2.2. Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is used to digitize the amplifier signal. To allow optimizing the trade-off between conversion time and resolution, the resolution can be programmed from 12-bit to 24-bit (adc_bits bit fields in the SM_config1, and extTemp_config1 registers; see section 6.6.2.1). The ADC processes differential input signals around its input common mode level: VADCmid. Table 10 lists the ADC resolution, signal ranges, conversion times for a single Analog-to-Digital conversion.

Table 10.	Single	Analog-to-Digital Conve	ersion
Table IV.	Siliule	Anaiog-to-Digital Conv	21 31U11

	adc_b	its[3:0]		ADC	Ratiometric ADC	Absolute ADC	Conversion	Conversion
Bit[3]	Bit[2]	Bit[1]	Bit[0]	Resolution [Bits]	Input Range ^[a] , V _{ADC,IN} [V]	Input Range ^[b] , V _{ADC,IN} [V]	Time, Typical [µs]	Rate, Typical [kHz]
0	0	0	0	12	±1.42	±1.07	162	6.1
0	0	0	1	13	±1.43	±1.08	192	5.2
0	0	1	0	14	±1.41	±1.06	235	4.2
0	0	1	1	15	±1.42	±1.07	294	3.4
0	1	0	0	16	±1.41	±1.06	380	2.6
0	1	0	1	17	±1.42	±1.07	497	2.0
0	1	1	0	18	±1.41	±1.06	670	1.4
0	1	1	1	19	±1.42	±1.07	903	1.1
1	0	0	0	20	±1.41	±1.06	1245	0.8
1	0	0	1	21	±1.42	±1.07	1715	0.5
1	0	1	0	22	±1.41	±1.06	2400	0.4
1	0	1	1	23	±1.42	±1.07	3335	0.3
1	1	0	0	24	±1.40	±1.06	4705	0.2
1	1	0	1	Not assigned	-	_	_	-
1	1	1	0	Not assigned	-	_	_	-
1	1	1	1	Not assigned	-	_	_	_

[[]a] With the following settings: ratiometric reference, sel_ref* = 1, and no ADC-shift (adc_en_shift = 0) nor extra ADC-gain, i.e. Gain_ADC=1

The ADC can perform an additional offset shift (independent of the PGA shifting with *ioffsc*) in order to adapt input signals with offsets to the ADC input range. The shift feature is enabled by setting $adc_en_shift = 1$ (bit[8] in the $SM_config2$ or $extTemp_config2$ registers). As defined in Table 11, the respective analog offset shift can be selected with bits [14:12], adc_offset in $SM_config1$ or $extTemp_config1$.

Note: Enabling the offset shift causes the ADC to perform an additional amplification of the ADC's input signal by factor 2. This must be considered for a correct analog sensor setup by means of the PGA's gain, the absolute offset shift in the PGA, the ADC offset shift, and the potential ADC gain.

The overall analog amplification $Gain_{TOTAL} = Gain_{PGA} \cdot Gain_{ADC}$ can be determined for the following potential use cases using Equation 2 or Equation 3 depending on the ADC offset setting:

If no ADC offset shift is selected, i.e., $adc_en_shift = 0$ and $adc_offset = 000$, then

Gaintotal = Gainpga · 1 Equation 2

If ADC offset shift is selected, i.e., $adc_en_shift = 1$ (adc_offset is configurable), then

Gaintotal = Gainpga \cdot 2 Equation 3

Table 11. ADC Offset Shift

	adc_offset[2:0]	Compensation of Percentage	ADC Input Signal	
bit[2]	bit[1]	bit[0]	Offset in Input Signal	Range [V _{ADC,IN}]
0	0	0	0%	-0.5 to 0.5
0	0	1	6.25%	-0.44 to 0.56
0	1	0	12.50%	-0.38 to 0.62
0	1	1	18.75%	-0.31 to 0.69
1	0	0	25.00%	-0.25 to 0.75
1	0	1	31.25%	-0.19 to 0.81
1	1	0	37.50%	-0.13 to 0.87
1	1	1	44.00%	-0.06 to 0.94
ADC-offset shift disable	ed, adc_en_shift = 0		0% (compensation, ×2-gain off)	-1 to +1

[[]b] With the following settings: absolute reference, $sel_ref^* = 0$, and no ADC-shift ($adc_en_shift = 0$) nor extra ADC-gain, i.e. $Gain_{ADC} = 1$

6.2.3. Internal Temperature Sensor

The ZSSC3240 provides an internal temperature sensor measurement to allow compensation for temperature effects. The temperature output signal is a differential voltage that is adapted by the amplifier (PGA) for the ADC input, comparable to the external sensor's signal. For ZSSC3240-internal temperature measurements, the respective settings are defined and programmed in the NVM by Renesas.

6.2.4. Supported Supplies for Sensor Elements and Additional, External Temperature Sensing

There are two options to supply and bias the external sensor element, which can be selected by the *sensor_sup* bit field in the *SSF1* register (03_{HEX}) in the NVM (see Table 34). The differential sensor signal (e.g., from a sensor bridge) is fed into the ZSSC3240 at the INP pin for the positive and the INN pin for the negative signal level.

Table 12. Sensor Supply Options


sensor_sup[1:0]		Estamal Sanaar Sumbu
bit[1]	bit[0]	External Sensor Supply
0	0	Ratiometric voltage: VDDB to VSSB.[a]
0	1	Bias current out of VDDB. [a]
1	0	No supply, INN internally connected to AGND, absolute voltage-source measurement (e.g., thermopile between INP and INN).
1	1	Not assigned.

[[]a] The combination of settings temp_source = 100 and sensor_sup=01 returns the sensor to be supplied by a ratiometric voltage.

There are multiple possible combinations of an external main sensing supply and the SSC-input signal generation with different sensing elements and approaches for generating a temperature signal for temperature-dependency compensation. Table 13 illustrates the possible sensor connections, application circuits, and ZSSC3240 configurations.

Note: The applications circuits S1 to S3 and T1 to T5 highlight the supply paths in blue and the input signal paths in red for the main sensing element connection and supply in Table 13 and for the supporting, external temperature sensing in Table 15.

Table 13. Sensor Supply - Main Sensing



For a ratiometric sensor supply, the VDDA_{int} voltage from the ZSSC3240-internal regulator is used. As defined in Table 14, the alternative sensor bias current source generates a bias current that is programmable with the *Tbiasout* in bit field in the *_config2 registers (see Table 34).

	Tbiasout					
bit[2]	bit[1]	bit[0]	Nominal Sensor Bias Current [µA]			
0	0	0	5			
0	0	1	10			
0	1	0	20			
0	1	1	39			
1	0	0	79			
1	0	1	157			
1	1	0	196			

494

Table 14. Sensor Bias Currents - Sensor Sourcing in Current Mode

The ZSSC3240 supports internal and external temperature sensing for sensor-signal conditioning (SSC) purposes; i.e. an extra, separate temperature measurement in order to compensate temperature effects in the measurand signal from the main sensing element; e.g., a pressure sensor. The respective setup must be configured via the *temp_source* bit field in the *SSF1* register.

If the main sensing element itself with its inherent temperature sensitivity is used to generate the temperature information for SSC correction, then the *internal_rt* and *extra_rt* bit fields in the *SFF1* register must be programmed. Table 15 provides an overview for the some of the supported temperature measurement options. The internal resistors *Rt* and *Rt'* have been designed for flat, almost zero-sensitivity to temperature, such that the resulting temperature sensor measurements' characteristic is mainly dominated only by the (typically spurious) temperature characteristic of the main sensor element itself. The use of the bottom resistance *Rt'*, selectable by *extra_rt*, is recommended for most related applications in order to have a bridge-resistance-related, symmetric temperature excitation, and not to introduce further differential signal offset when using the bridge-sensor element as the temperature sensor.

In any configuration, the constraints for the minimum/maximum absolute and differential input signal dynamics must be considered.






Table 15. Sensor Supply - Temperature Sensing





When using scenario T1, "Bridge as the temperature sensor with the internal Rt in Current Mode" in Table 15, the setup for bias current (I_{sup}) and internal Rt must fulfill the requirements given in Equation 4 and Equation 5:

$$(0.5 \cdot R_{sens} + Rt) \cdot I_{sup} = 0.85V \pm 125mV$$

Equation 4

Where R_{sens} is the nominal resistance of the sensor element; i.e. the typical, effective resistance generating the differential sensor signal as input to the INP and INN pads.

Important: Take into consideration the maximum specifications for the PGA common mode input level, V_{Cmin} (see Table 4).

$$(MAX[R_{sens}] - MIN[R_{sens}]) \cdot I_{sup} < 700 \text{mV}$$

Equation 5

Important: Take into consideration the maximum specifications for the input signal, $MAX[V_{DIFFin}]$ (see Table 4).

The best method for deriving the respective values for Rt and I_{sup} is to choose an Rt value close to but greater than R_{sens} and to calculate I_{sup} accordingly.

When using scenario T4, "*Temperature sensor with internal Rt with ratiometric supply*," in Table 15 the setup for bias current (I_{sup}) and internal *Rt* must fulfill Equation 6:

Important: Take into consideration the maximum specifications for the PGA common mode input level, V_{Cmin} , which is automatically ensured if Rt and the extra Rt' are selected.

 $(MAX[R_{sens}] - MIN[R_{sens}]) / (R_{sens} + 2 \cdot Rt) \cdot VDDB_{typ} < 700 \text{mV}$

Equation 6

Important: Take into consideration the maximum specifications for the input signal, MAX[V_{DIFFin}] with $VDDB_{typ} = 1.85V$.

In most cases, a low *Rt* value will suffice for ratiometrically supplied configurations. The lower the applied *Rt* value, the less the noise-level effect onto the temperature measurement signal.

Sensor-bridge elements, which already contain a top resistor for temperature sensing purposes, can use the internal extra Rt.

6.3 On-Chip Diagnostics

The ZSSC3240 offers analog and digital self-test and sensor-diagnostic features to ensure robust system operation. If the part is programmed and operated with analog output ($cont_ANAoutn = 0_{BIN}$ in the SSF2 register; see Table 34), then diagnostic states are indicated by upper and lower levels at the AOUT pin; see Table 16. With the SPI, I2C, and OWI digital interfaces, the default status byte contains fault-diagnostics information. If further detailed diagnostic information is required, the $CHECK_DIAG$ command BO_{HEX} must be issued to retrieve the detailed diagnostics' results in the *diagnosticreg* output register. The content of *diagnosticreg* (see Table 17) is updated each time new respective diagnostic information becomes available. This is also the case with the default ZSSC3240 initialization after power-on-reset (POR) or if specific commands are triggered in order to perform diagnostic checks or influence *diagnosticreg*:

RESET_DIAG, B1_{HEX} Resets the contents of *diagnosticreg*.

UPDATE_DIAG, B2_{HEX} Performs all enabled diagnostic checks (selected via the select_checks bit field

[9:0] in register 21_{HEX} in NVM; see Table 34) and default diagnostic checks including checksum validation of the NVM; results in complete update of

diagnosticreg.

Connection Checks These are scheduled connection checks in the Cyclic Mode setup. All enabled

checks (as selected with select_checks) are performed, and diagnosticreg is

updated accordingly.

The analog signalization of diagnostic states at the AOUT pin for the different analog output options can be enabled/disabled via the *diagouten* bit in the *SSF2* register 04_{HEX} in the NVM (see Table 34). In Cyclic Mode, the analog signalization of a diagnostic state is present with the *SSC Calculation and Output Update* phase of the same measurement slot; see section 6.5.2. In Command Mode (with enabled analog output at AOUT pin), the diagnostic state at AOUT will be present with completion of the next SSC-conversion command, i.e. AA_{HEX} or AC_{HEX} to AF_{HEX}; see Table 33).

Table 16. Diagnostic Signalization Options with ZSSC3240

Detected Fault	Analog Ratiometric Diagnostic Level, AOUT [a]	Analog Absolute Diagnostic Level, AOUT [a]	OWI, SPI, I2C Status Byte [7:0]	Comments				
No Error / Fault	2.5% to 97.5%	0.125 to 4.875 V ^[b]	01XX X000 _{BIN}	Status after "reset."				
THO ETIOT / T duit	2.070 to 01.070	0.025 to 0.975 V ^[c]	O 17 O C 7 C O O O BIIN					
Memory Error	Lower	0 to 0.125 V ^[b]	0XXXX1XX _{BIN}	Checksum failure of				
Welliory Ellor	Lower	0 to 0.025 V ^[c]	OXXXX <u>I</u> XXBIN	NVM.				
Loss of INP		4.875 V to VDD [b]						
Connection, INP	Upper	0.975 to 1.0 V ^[c]						
Open ^[d]				A detailed, digital				
Loss of INN		4.875 V to VDD [b]		decoding of the				
Connection, INN	Upper	0.975 to 1.0 V ^[c]		respective connection				
Open ^[d]			0100000414	check fault can be				
INN or INP Signals	Upper	4.875 V to VDD [b]	0XXXXX <u>1</u> X _{BIN}	fetched using the BO _{HEX}				
Out of Range	Орреі	0.975 to 1.0 V ^[c]		CHECK_DIAG command, which returns				
Bridge/Sensor	Linnar	4.875 V to VDD [b]		the <i>diagnosticreg</i> register				
Short (INN=INP) [d]	Upper	0.975 to 1.0 V ^[c]		content.				
T ext Pin Open	Lower	0 to 0.125 V ^[b]		- Contont				
1_ext 1 iii Open	Lowel	0 to 0.025 V ^[c]						

Detected Fault	Analog Ratiometric Diagnostic Level, AOUT [a]	Analog Absolute Diagnostic Level, AOUT [a]	OWI, SPI, I2C Status Byte [7:0]	Comments
T_ext Pin Out of	Lower	0 to 0.125 V ^[b]		
Range	Lowei	0 to 0.025 V ^[c]		
T_ext Pin Short to	Lower	0 to 0.125 V ^[b]		
INP	Lower	0 to 0.025 V ^[c]		
T_ext Pin Short to	Lauran	0 to 0.125 V ^[b]		
INN	Lower	0 to 0.025 V ^[c]		
Die Crack /	Lauran	0 to 0.125 V ^[b]		
Chipping Check	Lower	0 to 0.025 V ^[c]		
SSC Calculation	Linner (evers)	4.875 V to VDD [b]	0000	
Unit Saturation	Upper (extra)	0.975 to 1.0 V ^[c]	0XXX XXX <u>1</u> _{BIN}	

- [a] Only signalized if $diagouten = 1_{BIN}$.
- [b] With VDD = $5V \pm 10\%$, for 0 to 5V absolute analog out.
- [c] With any VDD, for 0 to 1V absolute analog out.
- [d] Do not enable if the IC is connected to an absolute voltage source sensor, for example, Thermopile ($sensor_sup = 10_{BIN}$) with typical internal resistances >60k Ω .

If multiple failures are detected leading to analog outputs that would be contradictory to each other, the high signal is always provided. The effective absolute, analog diagnostic-output level is constant for lower and upper diagnostic signal output. This absolute level may vary from IC to IC slightly. Hence, the effective lower and upper level for the absolute AOUT signal in the event of a valid diagnostic and failure event, respectively, are not influenced by any diagnostic-related setup in NVM nor by calibration coefficients, etc., per the *Aout_setup* bit field in register 04_{HEX} in NVM (see Table 34). However, the threshold (i.e., the sensor-signal-valid maximum for the upper and minimum for the lower diagnostic band) can be programmed and adjusted via proper calibration and the *diagouten* bit in register 04_{HEX}.

Table 17. Information Assignment for CHECK_DIAG Command: Output Register diagnosticreg [15:0]

	Connection Check	DAC	Bit-Number															
Meaning	Content	Output ^[a]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
No Error / Fault	Yes	From SSC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Fault information improved since last status information	Yes	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Loss of sensor positive connection, INP	Yes	2dacres – 7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Loss of sensor negative connection, INN	Yes	2dacres – 7	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Signal at INP pin out of range (leaking / short to VSS or VDDB)	Yes	2dacres – 7	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Signal at INN pin out of range (leaking / short to VSS or VDDB)	Yes	2dacres – 7	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Sensor short (INN = INP)	Yes	2dacres - 7	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
TEXT pin open	Yes	0007 _{HEX}	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Signal at TEXT pin out of range (leaking / short to VSS or VDDB)	Yes	0007 _{HEX}	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
TEXT pin short to INN	Yes	0007 _{HEX}	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
SSC Calculation Unit saturation	No	2dacres - 7	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Memory error, checksum-check failure	No	0007 _{HEX}	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
TEXT pin short to INP	Yes	0007 _{HEX}	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Die crack / chipping check failure	No	0007 _{HEX}	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

[[]a] The effective low limit for the DAC and resulting AOUT output signaling scales with the set up DAC resolution and is 16-bit = 0007_{HEX} , 15-bit = $000E_{\text{HEX}}$, 14-bit = 0015_{HEX} , or 13-bit = $001C_{\text{HEX}}$.

If a bit reset, i.e. a change from 1_{BIN} (FAULT) back to 0_{BIN} (NO-FAULT), for any bit occurs, *diagnosticreg*[0] is set in order to signal an improvement of fault states during the ZSSC3240 operation. This is especially relevant for Cyclic Mode and Continuous Analog-Output Mode operation.

The select_checks bit field in NVM register 21_{HEX} ¹ can be programed to select which (analog) checks are executed and/or signalized when the *UPDATE_DIAG* command is triggered or when a connection check is performed during Cyclic Mode operation. Checks that are not selected do not result in *diagnosticreg* register updates and are not signalized at the DAC and AOUT output.

6.4 Digital Interfaces

The ZSSC3240 supports three different digital interface protocols: SPI, I2C, and OWI. The implementation of the interfaces is such that the available commands (section 6.6.1) and request codes for the ZSSC3240 are the same regardless on the interface type used.

The selection of whether the ZSSC3240 operates with SPI, I2C, or OWI interface is determined in the start-up phase after power-on. Initially all interface relevant parameters are loaded from address 02_{HEX} in the NVM (slave address, SPI configuration). If the first command after power-on is a valid and properly formatted I2C request including the correct slave address, the interface is fixed as an I2C slave. If, instead, there is an active signal at the SS pin as the first valid activity, then the IC is fixed as an SPI slave. Alternatively, a valid OWI start (within the start-up window) will fix the interface as OWI. Once, the interface is established and fixed, a change of the interface can only be done by means of a power-on-reset. The status byte defined in Table 18 is common for all supported interface types, and it is part of the ZSSC3240's digital response to read requests.

Table 18. General Status Byte

Bit-Number	7	6	5	4	3	2	1	0
Meaning	0	Powered?	Busy?	Mo	ode	Memory Error?	Connection Check Fault?	Math Saturation

Table 19. Mode Status

Status[4:3]	Mode
00	Command Mode
01	Cyclic Mode
10	Sleep Mode
11	Renesas reserved

6.4.1. SPI

The SPI interface mode is available if the first interface activity after ZSSC3240 power-up is an active signal at the SS pin. The polarity and phase of the SPI clock are programmable via the *CKP_CKE* setting in bits [11:10] in address 02_{HEX} as described in Table 34. *CKP_CKE* is two bits: *CPHA* (bit 10), which selects which edge of SCLK latches data, and *CPOL* (bit 11), which indicates whether SCLK is high or low when it is idle. The polarity of the SS signal and pin are programmable via the *SS_polarity* setting (bit 9).

The different combinations of polarity and phase are illustrated in Figure 5 and Figure 6. See Table 20 for the timing parameters.

Jul.14.23 Page 24

Recommendation for current loop applications: To minimize the effect of varying current draw in current loop applications, do not perform short-connection checks (sens_short_check, text_inn_short_check, text_inp_short_check).




Figure 5. SPI Configuration CPHA=0





Figure 6. SPI Configuration CPHA=1

In SPI Mode, each command except NOP is started as shown in Figure 7. After the execution of a command (busy = 0), the expected data can be read as illustrated in Figure 8 or if no data are returned by the command, the next command can be sent. The status can be read at any time with the *NOP* command (see Figure 9).

Note: If SS and SCLK do not end after one complete read-response cycle, but continue for any reason, the ZSSC3240 will start repeating; e.g. the measurement result data would repeat in the following sequence (comparable to the OWI response shown in Figure 17):

 $Status \rightarrow SensorData~[23:16] \rightarrow SensorData~[15:8] \rightarrow SensorData~[7:0] \rightarrow TempData[23:16] \rightarrow TempData[15:8] \rightarrow TempData[7:0] \rightarrow SensorData~[23:16] \rightarrow SensorData~[15:8] \rightarrow ...$

Command Request




Note: A command request always consists of 3 bytes. If the command is shorter, then it must be completed with 0's. The data on MISO depend on the preceding command.

Figure 7. SPI Command Request

Read Data

(a) Example: after the completion of a Memory Read command



(b) Example: after the completion of a *Measure* command (AA_{HEX})




Figure 8. SPI Read Data

Read Status



Figure 9. SPI Read Status

Table 20. SPI Interface Parameter

Note: See important table notes at the end of the table.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
f _{SCLK}	Interface clock		0.05	1	12	MHz
D _{SPI}	Duty cycle		40	50	60	%
$V_{high,SPI}$	Input high level voltage	Referenced to external	-	V _{DD} - 0.7	=	V
V _{low,SPI}	Input low level voltage	supply voltage V _{DD} (maximum 5.5V)	-	0.7	ı	V
SR _{SPI}	Input rising and falling edge slew rate		0.26	_	1	V/ns
t _{ssa}	Delay time [a] between SS-activation edge and first edge of SLCK, MOSI or MISO	"Typical" is for f _{SCLK} ≤ 3MHz	1	50	_	ns
t _{ssd}	Delay time [a] between SS-deactivation edge and last edge of SLCK, MOSI or MISO	operation	1	50	_	ns
t _{ss}	Delay between SS-deactivation edge of last command and of SS-activation edge for next command		10	-	_	μs
I _{MISO}	Driving current of SPI output (peak)		_	40	180	mA

[[]a] Typical: For conditions with no clocks prior and after the command and data bytes, the maximum values for t_{ssa} and t_{ssd} are not relevant; under conditions with clocks prior to and after command and data, there is a maximum for t_{ssa} and $t_{ssd} = 0.3/f_{SCLK}$.

6.4.2. I2C

I2C Mode is selected if the first interface activity after the ZSSC3240 power-up is an I2C command with valid slave address. In I2C Mode, each command is started as shown in Figure 10. Only the number of bytes that are needed for the command must be sent. An exception is the I2C High Speed Mode where 3 bytes must always be sent as in SPI Mode. After the execution of a command (busy = 0), the expected data can be read as illustrated in Figure 11 or if no data are returned by the command, the next command can be sent. The status can be read at any time as described in Figure 12.





Figure 10. I2C Command Request

Read Data (I2C Read)

(a) Example: after the completion of a Memory Read command



(b) Example: after the completion of a *Measure* command (AA_{HEX})




Figure 11. I2C Read Data

Read Status (I2C Read)




Figure 12. I2C Read Status

Table 21. I2C Interface Parameter

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
f _{SCL}	Interface clock		0.1	_	3.4	MHz
D _{SPI}	Duty cycle		33	_	50	%
V _{high,I2C}	Input high level voltage	Referenced to external supply voltage V _{DD.}	-	V _{DD} - 0.7	-	V
$V_{\text{low,I2C}}$	Input low level voltage		-	0.7	-	V

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
C _{SDA}	Capacitive load at input pin, SDA	100pF: maximum for Standard and Fast Mode; in HS Mode $f_{SCL,max} = 3.4 MHz$ 400pF: only in HS Mode; $f_{SCL,max} = 1.7 MHz$	I	100	400	pF
I _{OL}	Low level output current	V _{SDA} =0.4V; Standard and Fast Mode with 400kHz; 400pF load	3	6	40	mA

Details for timing and protocol of the ZSSC3240-supported I2C communication in Standard Mode, Fast Mode, and High-Speed Mode are given in *I2C-Bus Specification*, *Rev.6*, *UM10204*.

6.4.3. One-Wire-Interface, OWI

The ZSSC3240 employs a one-wire digital interface concept (OWI). It combines a simple and easy protocol adaptation with a cost-saving pin sharing. The communication principle of the OWI interface is derived from the I2C protocol.




Figure 13. General Block Schematic of the OWI Interface

Both the analog output signal and the digital OWI interface use the same pin, AOUT. An advantage of the OWI is that it enables "end of line" calibration – no additional pins are required to digitally calibrate a finished assembly. Although the OWI is integrated mainly for calibration, it can also be used to read out the calibrated sensor signal continuously or retrieve diagnostic detail information.

The OWI protocol is defined as follows:

- Idle State: During inactivity of the bus, the OWI line is pulled up to the supply voltage V_{DD} by an external resistor.
- Start Condition: When the OWI line is in idle mode, a low pulse with a minimum width of towi,start ≥ 10µs and then a return to high indicates a start condition. Every request must be initiated by a start condition sent by a master. A master can generate a start condition only when the OWI line is in idle mode.
- Valid Data: Data is transmitted in bytes (8 bits) starting with the most significant bit (MSB). Transmitted bits are recognized after a start condition at every transition from low to high at the OWI line. The value of the transmitted bit depends on the duty ratio between the high phase and high/low period (bit period, town,BIT in Figure 14). A duty ratio greater than 1/8 and less than 3/8 is detected as 0; a duty ratio greater than 5/8 and less than 7/8 is detected as 1. The bit period of consecutive bits must not increase to more than 1.5 times the previous bit period or decrease to less than half of the previous bit period because a stop condition is detected in this case.

The length of the OWI-line and the size of RowI, PULL (if it is statically connected to AOUT), and consequently the resistive and capacitive load influence the maximum possible interface speed and minimum Bit period, respectively. Further, it can be beneficial for harsh EMC conditions to intentionally add capacitance to the OWI1 (AOUT) line in order to improve RF disturbance robustness. Table 22 shows some practical OWI-interface dimensioning examples and the resulting maximum signal frequencies (minimum possible Bit periods). The complete ZSSC3240's OWI interface properties and timing capabilities are given in Table 23.

Table 22. OWI Dimensioning Examples	Table 22.	OWI D	imensioning	Examples
-------------------------------------	-----------	-------	-------------	----------

Rowi,Pull (+ Rowi,Load) Cowi,Load [a]	1.8 kΩ	2.5 kΩ	3.3 kΩ	5.5 kΩ	10.0 kΩ
1nF	20µs	20µs	21µs	35µs	63µs
10nF	113µs	157µs	207µs	345µs	628µs
22nF	249µs	345µs	456µs	760µs	1381µs
33nF	373µs	518µs	684µs	1140µs	2070µs
44nF	497µs	691µs	912µs	1520µs	2762µs
51nF	576µs	801µs	1057µs	1760µs	3205µs

 $[[]a] \quad \text{Examples are shown with statically connected $R_{\text{OWI},PULL}$, and with minimum bit period: $t_{\text{OWI},BIT}$.}$

OWI protocol timing and parameters are specified in Figure 14, Figure 15, and Table 23.




Figure 14. OWI Timing Diagram

Note: Configuration for SSF1 register 03_{HEX} in NVM (see Table 34) to allow continuous OWI and concurrent analog output: $owi_noff = 0$, $cont_note ANAoutn = 0$, $owi_note Su_note Su_$




Figure 15. OWI Extra (Activation) Pulse for Concurrent OWI and Analog Output Configuration

Table 23. OWI Interface Parameters

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
t _{SUlength}	OWI start-up "listening" window	Programmable window length , see owi_su_length, bit[2] in SSF1 register	_	-	50	ms
	Bus free time between START and STOP For Cyclic and Command Mode operation		1	30		
t _{OWI,IDLE}	condition	Minimum in ZSSC3240 Sleep Mode operation	20	30	_	μs
t _{OWI,START}	Hold time for START condition		20µs	0.5 x t _{OWI_BIT}	_	μs
t _{OWI,BIT}	Bit period, bit time	Robust operation with: t _{OWI,BIT} ≥ 10 · R _{OWI,PULL} · C _{OWI,LOAD}	20	40	3000	μs
t _{OWI,0}	Duty ratio bit '0'		0.125	0.25	0.375	t _{OWI_BIT}
t _{OWI,1}	Duty ratio bit '1'		0.625	0.75	0.875	t _{OWI_BIT}
t _{OWI,STOP}	Hold time STOP condition	t _{OWI_BIT_L} is the bit period of the last valid bit	1.5	3		t _{OWI_BIT_L}
t _{OWI_BIT_DEV}	Bit time deviation	Duration of most recent bit versus previous bit duration	0.55	1.0	1.45	t _{OWI_BIT}
t _{OWlextraL}	Length of extra pulse [a]	OWI configuration to allow	43.5	_	49.5	μs
t _{OWlextraH}	Duration of HIGH after Aout-to-OWI extra pulse	continuous OWI and concurrent analog output; see Figure 15.	43.5	_	_	μs
$C_{\text{OWI,LOAD}}$	Capacitive load at OWI line	Minimize $C_{OWI,LOAD}$ if ratiometric DAC-output, $Aout_setup = 001_{BIN}$ is configured for AOUT/OWI1	0.05	2.2	66	nF

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
R _{OWI,PULL}	Pull-up resistance – master [b]	If $R_{\text{OWI,PULL}}$ values greater than $3.3 k\Omega$ were applied, the shortest $t_{\text{OWI,BIT}}$ times cannot be achieved anymore.	1.8	2.5	3.3	kΩ
R _{OWI,LOAD}	Resistive OWI line load	If R _{OWI,LOAD} >35Ω, OWI-timing parameter (t _{OWI} ,·) low-limits, i.e. highest speeds are not guaranteed.	0	0.01 x R _{OWI,PULL}	-	Ω
$V_{OWI,inL}$	Voltage level LOW		_	0.1	0.25	VDD
$V_{OWI,inH}$	Voltage level HIGH		0.80	0.9	_	VDD
V _{OWI-S,LOW}	Slave output level LOW	Open drain output at AOUT pin, max. allowed current draw 5mA, otherwise: V _{OW-S,LOW} >0.1*VDD	-	-	0.1	VDD

[[]a] To switch from analog output to "OWI listen" at AOUT pin.

The effective OWI properties depend on the load conditions at the OWI1 pin. Additional to Table 22, some further applicable configurations are as follows:

- For maximum operation speed (50kHz) of OWI1, the capacitive load, $C_{\text{OWI,LOAD}}$ can be up to 1nF and the maximum $R_{\text{OWI,PULL}}$ is 2.5k Ω .
- For high operation speed (10kHz) of OWI1, the capacitive load, C_{OWI,LOAD} can be up to 4.7nF and R_{OWI,PULL} must be ≤ 3.3kΩ.
- For an equivalent frequency of 1kHz of OWI1, it should be ensured that $C_{OWI,LOAD} \le 22nF$ and $R_{OWI,PULL} \le 7k\Omega$, or for example that $C_{OWI,LOAD} \le 66nF$ combined with $R_{OWI,PULL} \le 4.5k\Omega$.




Figure 16. OWI Command Request

[[]b] For the selection of R_{OWI,PULL}, the minimum current limit of the AOUT buffer and maximal VDD supply must take into account if OWI and analog output voltage mode are set up to work concurrently; that is *owi_off* = 0, *cont_ANAoutn* = 0, and *owi_su_case* = 1. If the current limitation condition (I_{OUTmax}, see Table 4) is exceeded, it is recommended to use the Dynamic Driving Approach for R_{OWI,PULL} at the OWI-master, and only switch the R_{OWI,PULL} to AOUT when the OWI-master starts communication. This setting is specifically recommended for the phases when the OWI-master listens to the AOUT-line, and the OWI-slave (the ZSSC3240) has to respond, respectively.

Example: OWI Read Operation, Status Byte (+n) Data Bytes*:

Response data is sent in a loop, i.e. repeated until master generates stop condition Optional 6 5 3 2 0 ...nth Data Byte Slave Address [6:0] Status Byte [7:0] Data Byte [7:0] * n data bytes could be: NVM read: 2 bytes, Measure: 6 bytes, Get Raw: 3 bytes Sent by Master Slave Master Read/write bit Slave address Data bit Start condition Stop condition (read = 1)(example: Bit 5) (example: Bit 2)

Figure 17. OWI Response by ZSSC3240

The ZSSC3240 allows utilization of the OWI interface in different application configurations:

- **OWI Disable:** The OWI interface can be deactivated by *owi_off* = 1 (bit[13] in *SSF1* register 03_{HEX}). For example, this could be applied in cases when an analog-output smart sensor is configured and calibrated using the OWI interface and the OWI will not be available after calibration and final setup/programming.
- **OWI Only (no analog output**): With the NVM configuration $owi_off = 0$ and $cont_ANAoutn = 1$, the AOUT will not provide any analog outputs and is only used as the OWI pin. There is no startup window limitation (owi_su_length is ignored by the ZSSC3240). If the first (valid) digital interface activity is the *Startup OWI* (D2_{HEX}) command, the ZSSC3240's interface type will be fixed as OWI communication (SPI and I2C will be disabled/ignored).
- **OWI** with Startup Window and Analog Output: The OWI startup window followed by subsequent activation of the analog output is possible with *owi_off* = 0, *cont_ANAoutn* = 0, and *owi_su_case* = 0. AOUT works as a (listening) OWI signal pin after power-up until the selected startup window (*owi_su_length*) has elapsed. If the *Startup OWI* (D2_{HEX}) command is received within the startup window, AOUT persists as the OWI communication pin until a power-on reset occurs. If the ZSSC3240 does not receive the *Startup OWI* command (D2_{HEX}) during the startup window, the OWI interface will be disabled and AOUT starts functioning as an analog output.
- Continuous OWI and Analog Output: The configuration $owi_off = 0$, $cont_ANAoutn = 0$, and $owi_su_case = 1$ results in AOUT providing analog output levels as soon as they are available after power-up (in Cyclic Mode). Concurrently, the OWI listens to the AOUT ¹ pin in order to check for valid OWI commands. The OWI still needs to be enabled by means of the *Startup OWI* command. The physical protocol in this configuration requires an extra pulse (see Figure 15) prior the *Startup OWI* command. After the release of the extra OWI initialization pulse, the analog output is switched off ² and AOUT becomes the OWI I/O pin until the OWI startup window (according to *owi su length*) has elapsed.

The OWI-master implements *Dynamic Driving* to avoid dynamic currents (due to DAC-output level changes) causing unwanted pull-up signal generation (via $R_{OWI,PULL}$). When *Dynamic Driving Approach* is not applied in this configuration, set the constantly connected OWI-master pull-up resistances ($R_{OWI,PULL}$) to $\geq 5.5 k\Omega$ to prevent erroneous OWI-start detections that can be triggered by changing DAC-output levels. Limit the interface speed to slower values with the proper setting, such as longer bit period.

Jul.14.23 Page 31

Dependent on Aout_setup, OWI2 is the alternative input pin, e.g., in the case of the current loop setup, i.e. the Aout_setup bit field = 000 in register 04_{HEX}.

² The DAC switch-off time point is variable and depends on the activity status in the measurement cycle, measurement execution, etc. It can be anytime between the extra-pulse and a received, completed *Startup OWI* command.

6.5 Measurement and Output Options

Sensor or diagnostic measurement results of the ZSSC3240 can be provided in both domains, digital and analog. Any of the supported digital interfaces and output options can be used as the only active interaction path, or it can be combined with any of the analog output configurations. For digital communication, only one interface type can be active and supported (see section 6.4).

Digital communication via SPI and I2C are fully independent of the configuration and application of the ZSSC3240's analog outputs. For digital OWI communication combined with analog output, special application circuits and constraints might have to be considered, as the OWI interface and the analog outputs use the same pin, AOUT.

6.5.1. Single Measurements, Digital Raw Results, and SSC Results

The IC generates digital raw values, which are processed by the ZSSC3240-internal math core generating the SSC-corrected (linearized, temperature-compensated) output signal. See section 6.6.3 for details about the SSC math, etc. In addition to the SSC-corrected digital measurement results, the ZSSC3240 can provide raw values without SSC correction for evaluation and/or calibration purposes. The respective results are provided at the digital interface as a 24-bit wide data word. Raw values and SSC results are MSB-aligned. Raw values are formatted as two's-complement, whereas SSC results are formatted as unsigned absolute value.

Table 24. Data Format of Raw ADC Readings

Bit-Number	23	22	21	20	•••	2	1	0
Meaning, Weighting	-20	2-1	2-2	2-3	•••	2 ⁻²¹	2 ⁻²²	2 ⁻²³

Table 25. Data Format of Corrected, SSC Results (S and T)

Bit-Number	23	22	21	20	•••	2	1	0
Meaning, Weighting	2 ⁰	2 ⁻¹	2 ⁻²	2 ⁻³		2 ⁻²¹	2 ⁻²²	2 ⁻²³

The ZSSC3240 can process and digitize the following signals:

- SM: Direct sensor signal inputs; i.e., perform sensor measurements
- AZS: Auto-zero signals for the sensor channel
- TM: Direct temperature signal inputs, i.e. perform temperature measurements
- AZT: Auto-zero signals for the temperature channel

The internal sequence (in time) of A2D-conversions with both auto-zero measurements enabled is: first is AZS, second is SM, third is AZT, and forth is TM. The utilization of auto-zero measurements allows further optimization and reduction of the noise level for the sensor signal in combination with the inherent compensation of the residual offsets of the analog sensor front-end. If an auto-zero measurement is enabled, then the sensor signal remains the input for the auto-zero measurement with the gain and ADC set up as for the original signal measurement, but with swapped inputs and offset configurations of the PGA and ADC such that the following holds for the resulting raw value:

- Sensor raw value with auto-zero: S_raw = 0.5 · (SM − AZS)
- Temperature raw value with auto-zero: $T_raw = 0.5 \cdot (TM AZT)$

The application benefits with enabled auto-zero measurements are

- ZSSC3240 front-end offset cancellation residual signal degradation¹ or drift for the application is eliminated
- Improvement of the signal-to-noise ratio for the raw or SSC-corrected output signal

¹ Worst-case IC-offset drift is < 2ppm/day at 125°C.

On the other hand, the default application benefit without auto-zero measurements is an approximately 50% faster output update rate compared to an equivalent configuration with enabled auto-zero measurements.

Recommendations: For applications where a faster update rate is the priority, disable and not apply the auto-zero measurements. For applications where a better signal-to-noise level and maximum signal quality are the priority, enable and apply the auto-zero measurements.

The NVM configuration and measurement-request commands can be used to select which measurements are performed, processed, and provided at the digital interface. See Table 33 for command details.

Examples of options for a single measurement request and output:

- SSC-corrected sensor readings (requested by the Measure command AAHEX) generating an output of SSC-corrected, 24-bit sensor data followed by SSC-corrected, 24-bit temperature data.
- Raw sensor measurement with or without auto-zero correction (requested by the *Raw Sensor Measure* command A2_{HEX}) generating an output of raw 24-bit sensor data.
- Raw temperature measurement with or without auto-zero correction (requested by the *Raw Temperature Measure* command, A4_{HEX}) generating an output of raw 24-bit temperature data.

The auto-zero measurements can be disabled/enabled via the *AZMs_on* and *AZMt_on* bits in NVM registers 04_{HEX} (see Table 34).

Table 26 and Table 27 provide some exemplary, typical conversion times and noise performance values for the ZSSC3240's Front-End (PGA and ADC) in order provide some guidance for understanding effects and signal-quality-related consequences while defining an application setup.

Table 26.	Typical Conversion Times for Complete SSC Sensor Measurements: SM, TM
i abie 20.	Typical Conversion Times for Complete 33C 3ensor Measurements. 3M, TM

ADC Resolution (Main) Sensor	ADC Resolution Temperature Sensor	Typical Measurement Duration [ms] [a]
12	12 (external temperature sensor)	0.38
14	13 (internal temperature sensor)	0.47
14	14 (external temperature sensor)	0.53
16	14 (external temperature sensor)	0.67
16	16 (external temperature sensor)	0.82
18	18 (external temperature sensor)	1.40
24	24 (external temperature sensor)	9.47

[[]a] The time from the end of the SSC-measurement command request AA_{HEX} to signalization for the end-of-conversion at the EOC pin with the ZSSC3240 in Command Mode; *INT_setup* bit field = 00_{BIN} in register 02_{HEX} (see Table 34); 25°C; V_{DD}=5V; *AZMs_on* = 0_{BIN}; and *AZMt_on* = 0_{BIN}.

The data is shown with ZSSC3240 default NVM configuration.

Table 27. Typical Conversion Times and Noise Performance for Complete SSC Measurements

ADC Resolution: External Sensor [Bits]	Reference Source for External Sensor (sel_ref1)	Typical 3-sigma Noise for SSC-Corrected (Digital) Output ^{[b],} S, T	Typical Measurement ^[a] Duration ^[c] [ms]	
12	Absolute, sel_ref1=0	5 LSB _{12Bit}	0.8	
12	Ratiometric, sel_ref1=1	7 LSB _{12Bit}	0.8	
16	Absolute, sel_ref1=0	26 LSB _{16Bit}	1.2	
16	Ratiometric, sel_ref1=1	51 LSB _{16Bit}		
20	Absolute, sel_ref1=0	182 LSB _{20Bit}	2.9	
20	Ratiometric, sel_ref1=1	270 LSB _{20Bit}	2.9	
24	Absolute, sel_ref1=0	1122 LSB _{24Bit}	122 LSB _{24Bit} 9.8	
24	Ratiometric, sel_ref1=1	1354 LSB _{24Bit}	9.0	

[[]a] Measurements including AZS, SM, AZT, TM with internal temperature measurement.

[[]b] Reference noise values normalized to the respective external sensor's ADC resolution, obtained with the following setup: 10kΩ sensor bridge, 25°C, Gain=28, VDD=3.3V, ioffsc=00000 for sel_ref1=1, ioffsc=01111 for sel_ref1=0, adc_en_shift=0, pga_en_shift=0, sensor_sup=00, cp_off=0.

[[]c] The time from the end of the SSC-measurement command request AA_{HEX} to signalization for the end-of-conversion at the EOC pin with the ZSSC3240 in Command Mode; *INT_setup* bit field = 00_{BIN} in register 02_{HEX} (see Table 34).

6.5.2. Cyclic, Continuous, Repeated Measurements - Measurement Scheduler

In addition to single measurement requests, such as AA_{HEX} , or the *Oversample-x Measure* requests (AC_{HEX} to AF_{HEX} ; see Table 33), the ZSSC3240 can be configured for cyclic measurement sequences. The continuously running measurement sequence consists of individual measurement slots in which all or a selectable subset of measurements and checks can be scheduled and allocated including sensor measurement (S), auto-zero measurement for the sensor (AZS), temperature measurement (T), auto-zero measurement for temperature (AZT), and diagnostic checks (see section 6.3). If AZS is enabled ($AZMs_on = 1_{BIN}$ in register 04_{HEX} ; see Table 34 for details for registers), the sensor measurement (S) and auto-zero measurement for the sensor (AZS) must be scheduled to always occur together for correct signal processing; i.e., these settings are required: $slots_S = slots_AZS$ in register $1F_{HEX}$ and $startS_wfirstn = startAZS_wfirstn$ in register $1E_{HEX}$. If AZT is enabled ($AZMt_on = 1_{BIN}$ in register 04_{HEX}), the temperature measurement (T) and auto-zero measurement for temperature (AZT) must be scheduled to always occur together for correct signal processing; i.e., these settings are required: $slots_T = slots_AZT$ and $startT_wfirstn = startAZT_wfirstn$ (see registers $1E_{HEX}$ and $1F_{HEX}$). For applications where obtaining the fastest possible update rate is the highest priority, disabling the auto-zero measurements is recommended, i.e., $AZM^*_on = 0_{BIN}$, for which slot scheduling is user programmable without constraints.

The automatically, continuously running measurement sequence is executed in Cyclic Mode, which is either entered as the default main operating mode after power-on or entered by means of the START_CYC command, AB_{HEX}.

Figure 18 shows an example of the measurement sequence configurability. During the pauses in the sequence, the ZSSC3240 signals that it is not busy (i.e., the Busy? bit = OBIN in the general status byte; see Table 18). The available measurement results are updated at the end of each SSC calculation and output operation and are kept valid at the digital interface or DAC output until the next SSC calculation and output operation.

The configuration of the measurement scheduler is done in the NVM registers 1EHEX to 20HEX.




Figure 18. Example Configuration for the Measurement Scheduling and Cyclic Mode Operation

A slot denotes all measurements that are conducted and updated before the next SSC calculation. There can be pauses from one slot to the start of the next slot. The first slot has the slot number 0.

If the digital interface clock speed is too slow or contains long no-read pauses related to the SSC output update rate in Cyclic Mode, intermediate results can be lost, and the respective read result can be outdated compared to the related, read-concurrent, physical situation at the sensor (especially for very long pauses between two interface read operations). This digital interface behavior is valid for all options: SPI, I2C, OWI. In Cyclic Mode, the present data word (measurement result) at the interface output always follows the last data (result) that was read at the interface. See Figure 19 for relatively slow interface polling compared to the internal measurement data update rate in Cyclic Mode.

Figure 19. Measurement Result Output Update in Cyclic Operation (with "Slow" Interface Polling)

6.5.3. Analog Outputs: Digital-to-Analog Converter (DAC)

The integrated, programmable digital-to-analog converter (DAC) generates an IC-internal analog signal that can be output at AOUT as an absolute voltage, V_{DD}-ratiometric voltage, or control signal for an externally connected current loop circuit. The analog output must be configured by *Aout setup* in the *SSF2* register, 04_{HEX}.




Figure 20. DAC and Analog Output Topology

The ZSSC3240 provides only analog outputs for signals that have been processed by the SSC calculation unit (see section 6.6.3), or that are directly transferred (via the digital command, DAC-Diagnostic, $B3_{HEX}$; see Table 33) as input to the DAC; e.g., for test or calibration purposes. The setup parameter dacouttype, bit[3] of the SSF2 register, 04_{HEX} defines if either the SSC-corrected sensor value, S, or the SSC-corrected temperature value, S, is provided at AOUT; see Figure 20.

dacres		Amplied DAC Becolution	Marrian una DAC Outrant Voltage t	
bit[1]	bit[0]	Applied DAC Resolution	Maximum DAC Output Voltage t _{DACsettle} Settling Time [a]	
0	0	13-Bit	150µs	
0	1	14-Bit	160µs	
1	0	15-Bit	180µs	
1	1	16-Bit	200µs	

[[]a] t_{DACsettle} is the step-response time for the DAC and analog output stage (only); i.e., the time to reach 99% of the new analog output level after a DAC input change. For analog-output smart-sensor step-response time, the time for generating a new SSC-result as input to the DAC must also be considered.

For the suppression of spuriously emitted tones in the analog output signal, dithering within the DAC operation can be enabled/disabled via the *dither_off* bit in the *SSF2* register. If spurious tone emission is irrelevant in the application, dithering can be switched off in order to improve the analog output signal's noise level.

For analog diagnostic level signalization, enabled by the *diagouten* bit = 1_{BIN} in the *SSF2* register (see Table 16), the ZSSC3240 directly ties the analog output signal to 0% or 100% with the selected output stage, supported by digital pre-scaling to reserve approximately 1.5%-wide signal bands for diagnostic outputs. Strong recommendation: If the ZSSC3240 provides diagnostic levels, activate analog signalization of diagnostic levels before sensor calibration.

6.5.3.1. Voltage Outputs

The ZSSC3240 can provide one of three direct voltage outputs at the AOUT pin. The *Aout_setup* bit field in the SSF2 register (bits [7:5]; see Table 34) is used to configure the ZSSC3240 and select the analog voltage output stage as defined in Table 29. It is also possible to set up the analog voltage output for 0V to 10V systems using additional external components.

Table 29. Direct Voltage Outputs

Aout_setup		Voltage Output (Banga/Tuna) [a]	Comments		
bit[2]	bit[1]	bit[0]	Voltage Output (Range/Type) [a]	Comments	
0	0	0	-	Current loop; see section 6.5.3.3	
0	0	1	0 to V _{DD} , ratiometric	Typical 0 to 5V; with V _{DD} > 5V, rail-to-rail output	
0	1	0	0 to 1V, absolute	Any (valid) V _{DD}	
0	1	1	0 to 5V, absolute	Requires V _{DD} > 5.01V	
1	0	0	-	Not assigned	
1	0	1	0 to V _{DD} , ratiometric	Typical 0 to 5V; with V _{DD} > 5V, rail-to-rail output, OWI2 _{in} enabled as OWI input pin	
1	1	0	0 to 1V, absolute	Any (valid) V _{DD,} OWI2 _{in} enabled as OWI input	
1	1	1	0 to 5V, absolute	Requires V _{DD} > 5.01V, OWI2 _{in} enabled as OWI input	

[[]a] The voltage outputs listed are directly supported, requiring minimal (for ratiometric output) or no (for absolute voltage output) additional external devices.

Table 30. Recommended Operating Conditions for Voltage Output

Symbol	Parameter	Typical Value	Unit	Comments
R _{Lout}	External, resistive load at AOUT	1	kΩ	For 1kHz to 5kHz output bandwidth, as RC low-
C _{Lout}	External, capacitive load at AOUT	10	nF	pass filter configuration.

6.5.3.2. Accuracy and Calibration of the DAC-Output

The 16-bit-DAC of ZSSC3240 is optimized from design prospective for high stability. Low drift over operational conditions can be achieved with minimal additional effort during the calibration phase, by compensating absolute errors/mismatches with mathematical adaptation of sensor calibration coefficients.

The functional, analog main-components of the ZSSC3240's DAC come with some residual level of IC-to-IC variation for DAC-characteristic's offset and gain. It is recommended to calibrate the DAC-characteristic and consider the linearity IC-to-IC-variation of the DAC at the IC's calibration, especially for applications with high requirements for absolute accuracy of the output voltage. For analog output configurations, the SSC coefficients can be derived such that the digital SSC-results and hence the DAC's digital input (S or T) is pre-shaped in order to compensate the residual DAC's (non-)linearity variation.

To avoid taking analog measurement values during the smart sensors' calibration procedure, the ZSSC3240 provides two high-precision DAC-calibration point measurement results in the NVM, DAC10RM5V and DAC90RM5V in the NVM registers 22_{HEX} and 23_{HEX} , see Table 34. Using these two high-precision DAC calibration points for the determination of the SSC-coefficients, the ZSSC3240 achieves a low residual, absolute DAC-output error of less than $\pm 0.15\%$ over the device specified temperature range, and over the DAC output swinging from 1% to 100% of the specified range . This approach can be also interpreted as mapping of the digital SSC-outputs (S or T) to an IC-to-IC-varying best fit straight line characteristic of the DAC. The residual DAC-error is typically higher in the signal range 0% to 1%, as the ZSSC3240's does not provide exactly 0V for zero-value digital DAC-inputs, S or T.

If more than two DAC-calibration points is considered, absolute accuracies below ±0.15% become possible, down to the analog output (AOUT) line's noise-and-distortion level.

6.5.3.3. Current Loop Output

The analog current loop is a typical output signal configuration, especially for industrial sensors. Using only two wires, the sensor is supplied with power and transmits its output signal to the processing unit. With $Aout_setup = 000_{BIN}$ (bits [7:5] in the SSF2 register; see Table 34), the ZSSC3240 will generate a SSC-corrected sensor-signal-proportional control signal at AOUT that allows generating a related loop current according the application in Figure 21.

Table 31. ZSSC3240 Current-Loop-Specific Properties

Symbol	Parameter	Typical Value	Unit	Comments
R ₁	Control feedback resistor, internal	120	kΩ	Combined with external R _{SENS} , defines the current-loop gain: R ₁ /R _{SENS} R ₁ -process-variation in the range of ±20%
R _{SENS}	External loop-sensing resistor	50	Ω	Using a low-TC resistor is recommended to minimize spurious temperature influence
β _{TLOOP}	Current gain of external-loop bipolar transistor, T _{LOOP}	100	Numeric	
BW _L	Transfer bandwidth of internal current loop op amp.	20	kHz	
R _{SENSOR,MIN}	External sensor element's minimum resistance	1.6	kΩ	With a ratiometric supply and resistances that are too low, the overall current consumption ($I_{Sensor} + I_{IC}$) at V_{DD} could exceed the 4mA low-limit for typical current loops (see Table 3 for I_{Sensor} specifications, and see Table 4 for I_{IC} specifications)
I _{Loop,high}	Loop-response current for logical-1; OWI over current-loop	1418	mA	Effective current modulation when ZSSC3240 is OWI slave modulating the slave-to-master
I _{Loop,low}	Loop-response current for logical-0; OWI over current-loop	46	mA	response via the loop current (controlled by AOUT/OWI1)

Strong recommendation: Use the Zener diode between FB and VDD to protect the V_{DD} line from positive overvoltage conditions and protect the FB input from negative over-voltages. The 100nF capacitor performs a low-pass-filter function for short/fast changes in the total current consumption for the sensor element plus the ZSSC3240 ($I_{SENS} + I_{IC}$), such that current consumption changes do not lead to short-term fluctuations of AOUT and the loop current.

An equivalent effect of slight loop current fluctuations might be observable if a sensor-connection check is sometimes executed between the normal sensor measurements. Here, the connected sensor element, e.g., a resistive bridge, will be unsupplied briefly in order to determine the electrical connection properties; whereas an overall load change (sensor measurements \rightarrow sensor-connection check \rightarrow sensor-measurement) at V_{DD} and hence in the current loop will be present. Therefore, diagnostic features should be carefully enabled and selected for current loop applications that have strong requirements for output signal quality under any circumstances.




Figure 21. Current Loop Configuration

6.5.4. Output Interrupt Signaling

The EOC pin can be programmed to operate either as a simple "measurement busy" and end-of-conversion transducer or as a configurable interrupt transducer, which is configured using the $INT_setup[1:0]$ bits in NVM register 02_{HEX} , bits[8:7]. Further, one or two 24-bit quantized thresholds can be programmed via TRSH1 and TRSH2 (Interrupt Level Setup registers 18_{HEX} , 19_{HEX} and 14_{HEX} in NVM; see Table 34). Depending on the INT_setup selection, the EOC pin provides a logic 1 or logic 0 (also dependent on the respective interface setup; e.g., SPI with either logic $0 = V_{DD}$ or logic $0 = V_{SS}$, etc.) according to the SSC-corrected measurement result. The respective thresholds must be programmed left-aligned in the memory with the threshold's MSB in the memory register's MSB, etc. The LSBs of the 24-bit threshold in memory are ignored depending on the number of bits of the ADC resolution as selected with adc_bits (see Table 10).

With $INT_setup = 00_{BIN}$, only the effective end-of-conversion is signalized. The EOC signal is a pulse of approximately $5\mu s$ (see Figure 22). The next command will be executed only after this EOC signaling period.




Figure 22. EOC-Behavior: Signalization of End-of-Conversion ($INT_setup = 00_{BIN}$)

The interrupt functionality is only available for digital values from the SSC-calculation unit. The interrupt feature cannot monitor raw values. The encoding and data format of the interrupt thresholds is the same as for SSC-corrected measurement results (see Table 32).

Table 32. Data Format of Interrupt Thresholds (TRSH1 and TRSH2)

Bit-Number	23	22	21	20	•••	2	1	0
Meaning, Weighting	2 ⁰	2-1	2-2	2 ⁻³	•••	2 ⁻²¹	2 ⁻²²	2-23




Figure 23. EOC and Interrupt Thresholds

6.6 System Setup and Control

The digital blocks of the ZSSC3240 are organized functionally as shown in Figure 24. In addition to the central blocks, which are the "Interfaces," "Digital Main Core," and "Memory (NVM)" blocks, there is also the Shadow Registers block, which in most cases, is a direct copy of the NVM registers. The shadow registers are loaded from NVM during the power-up sequence and allow acceleration of command processing and NVM-independent configuration adaptability; e.g., during adaptive sensor setup, evaluation, or smart sensor test. For the main function of the ZSSC3240 to conduct a sensor measurement and ADC-conversion, the setups (for main Sensor or Temperature) are loaded or activated from the corresponding Shadow Registers in order to set all IC-internal configuration switches for sensor supply, PGA gain, offset compensation, reference voltage sources, etc. After a settling time for the analog signals and levels, the A2D conversion takes place. This course of activities is (re-)done for each individual measurement, i.e. once for SM, AZS, TM, AZT, with setups for SM and AZS according the Shadow Registers for *SM_config1* and *SM_config2*, and for TM, AZT from registers extTemp_config1 and extTemp_config2. If the internal temperature sensor was selected as signal source for TM, AZT, the setups are loaded from a Renesas-preprogrammed register different to extTemp_config1 and extTemp_config1 and extTemp_config2.




Figure 24. Digital IC Section Architecture

6.6.1. Digital Commands

The availability of commands depends on the active main operating mode: Command, Sleep, or Cyclic Mode.

Table 33. Command List

Note: See important table notes as the end of this table.

Command Code (Byte)	Return	Description	Available in Sleep Mode	Available in Command Mode	Available in Cyclic Mode
00 _{HEX} to 3F _{HEX}	16-bit data	Memory Read address 00 _{HEX} to 3F _{HEX}	Yes	Yes	No
40 _{HEX} to 75 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	-	Memory Write addresses 00_{HEX} to 35_{HEX} (NVM register address is command minus 40_{HEX}); if the NVM is locked, write requests are not acknowledged or are ignored	Yes	Yes	No

Command Code (Byte)	Return	Description	Available in Sleep Mode	Available in Command Mode	Available in Cyclic Mode
90 _{HEX}	-	Calculate NVM Checksum and write it to the memory	Yes	Yes	No
A2 _{HEX}	24-bit raw data	Raw Sensor Measurement [a] – Configuration is loaded in the controlling shadow registers from the <i>SM_config1</i> and <i>SM_config2</i> registers in NVM Note: auto-zero sensor measurement is performed if set up in the <i>AZMs_on</i> bit in the <i>SSF2</i> register	Yes	Yes	No
A4 _{HEX}	24-bit raw data	Raw Temperature Measurement [a] — Configuration is loaded in the controlling shadow registers from the extTemp_Config1/2 or T_config1/2 registers in NVM as well as the SSF1/2 registers Note: Auto-zero correction will be performed if set up via the AZMt_on bit in the SSF2 register Note: If a raw data measurement with an external setup (different from the NVM content) will be performed, then pre-load the measurement configuration via the Overwrite SSF1/2 Register and Overwrite T_config1/2 Shadow Register commands. Note: The internal or external temperature measurement will be performed if set up via the temp_source bit field in the SSF1 register	Yes	Yes	No
A8 _{HEX}	-	START_SLEEP – Exit Command Mode or Cyclic Mode and transition to Sleep Mode Note: The response to <i>Start_Sleep</i> is only the status byte	No	Yes	Yes
A9 _{HEX}	-	START_CM – Exit Sleep Mode or Cyclic Mode and transition to Command Mode	Yes	No	Yes
AA _{HEX}	24-bit SSC- corrected sensor data and 24-bit SSC- corrected temperature data	Measure – Trigger a full measurement (autozero-sensor, sensor, auto-zero-temperature, temperature) and perform SSC correction Note: Auto-zero correction is performed with this command if set up in the <i>AZMs_on</i> and <i>AZMt_on</i> bits in the <i>SSF2</i> register	Yes	Yes	No
AB _{HEX}	-	START_CYC – Enter the Cyclic Mode: continuous measurement cycles, SSC corrections, and automatic, continuous digital and/or analog output updates	Yes	Yes	No
АСнех		Oversample-2 Measure ^[b] – Mean value generation; 2 full measurements (triggered similar to AA _{HEX} , not cyclic) are performed and the resulting mean value is provided as output Note: Auto-zero correction is performed with this command if set up in the AZMs_on and AZMt_on bits in the SSF2 register	Yes	Yes	No
AD _{HEX}	24-bit SSC- corrected sensor data and 24-bit SSC- corrected temperature data	Oversample-4 Measure [b] – Mean value generation; 4 full measurements (triggered similar to AA _{HEX} , not cyclic) are performed and the resulting mean value is provided as output Note: Auto-zero correction is performed with this command if set up in the AZMs_on and AZMt_on bits in the SSF2 register	Yes	Yes	No
AE _{HEX}		Oversample-8 Measure [b] – Mean value generation; 8 full measurements (triggered similar to AA _{HEX} , not cyclic) are performed and the resulting mean value is provided as output Note: Auto-zero correction is performed with this command if set up in the AZMs_on and AZMt_on bits in the SSF2 register	Yes	Yes	No

Command Code (Byte)	Return	Description	Available in Sleep Mode	Available in Command Mode	Available in Cyclic Mode	
AF _{HEX}		Oversample-16 Measure [b] – Mean value generation; 16 full measurements (triggered similar to AA _{HEX} , not cyclic) are performed and the resulting mean value is provided as output Note: Auto-zero correction is performed with this command if set up in the AZMs_on and AZMt_on bits in the SSF2 register	Yes	Yes	No	
B0 _{HEX}	16-bit diagnostic result data	CHECK_DIAG – The ZSSC3240 responds with the detailed fault-result status in the diagnosticreg register	Yes	Yes	No	
B1 _{HEX}	_	RESET_DIAG – Resets the contents of diagnosticreg to 00 _{HEX}	Yes	Yes	No	
B2 _{HEX}	-	Update_DIAG — Causes a complete diagnostics check cycle including memory CRC calculation, etc., and results in a reset and update of diagnosticreg Note: If a measurement cycle is running concurrently, the diagnostic update happens after completion of the measurement cycle and SSC calculations (and might delay the next cyclic measurement cycle)	Yes	Yes	No	
B3 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	-	DAC Diagnostic – Set the DAC output register with the data in the command and enable/output the respective analog signal through AOUT (according to the AOUT_setup) Note: The DAC output can be switched off by the RESQ pin, POR, or a change in the main operating mode	No	Yes	No	
B4 _{HEX} followed by 00XX _{HEX}	24-bit raw data	Self-Diagnostic Measure – The ADC performs a raw measurement with the setup from the SM_config registers, and the PGA input is disconnected from the external sensor and internally shorted (INN = INP = AGND). The ZSSC3240-internal setup, which is configured according to the <i>ioffsc</i> bit field in the $SM_config2$ register, is changed to XX _{HEX} (transmitted with the command). The respective pseudo-offset signal becomes the input test signal to the PGA-ADC-path. The original <i>ioffsc</i> and $SM_config2$ contents are restored after the self-diagnostic measurement completion. Note: alternatively, also a changed setup (PGA, ADC) could be used by applying Overwrite commands prior to the self-diagnostic measurement.	No	Yes	No	
D1 _{HEX} followed by XXXX _{HEX}	_	Set Post-Calibration Offset – Set recent SSC- output to expected value XXXX _{HEX} in command by means of offset adjustment with coefficient SENS_shift	Yes	Yes	No	
D2 _{HEX}	-	Startup OWI – Initialization command to enter OWI interface operation; only valid for OWI (see section 6.4.3)	Yes	Yes	Yes	
D6 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	_	Overwrite SM_config1 shadow register — Content (originally from NVM register 14 _{HEX}) in the digital shadow register for SM_config1 is directly overwritten with the command data [c]	No	Yes	No	
D7 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	_	Overwrite SM_config2 shadow register – Content (originally from NVM register 15 _{HEX}) in the digital shadow register for SM_config2 is directly overwritten with the command data ^[c]	No	Yes	No	

Command Code (Byte)	Return	Description	Available in Sleep Mode	711 411411010 111	Available in Cyclic Mode
D8 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	-	Overwrite <i>T_config</i> 1 shadow register – Content (originally from NVM register 16 _{HEX} or 3C _{HEX}) in the digital shadow register for the temperature measurement is directly overwritten with the command data ^[c]	No	Yes	No
D9 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	-	Overwrite <i>T_config2</i> shadow register – Content (originally from NVM register 17 _{HEX} or 3D _{HEX}) in the digital shadow register for the temperature measurement is directly overwritten with the command data ^[c]	No	Yes	No
DA _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	-	Overwrite SSF1 shadow register – Content (originally from NVM register 03 _{HEX}) n the digital shadow register for SSF1 is directly overwritten with the command data ^[c] Note: transferred bits[1:0] and bits[15:13] are ignored; i.e., are not overwritten in the shadow register	No	Yes	No
DB _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	-	Overwrite SSF2 shadow register – Content (originally from NVM register 04 _{HEX}) the digital shadow register for SSF2 is directly overwritten with the command data ^[c]	No	Yes	No
FX _{HEX}	Status followed by last 24-bit data	NOP – Output of read results; only valid for SPI (see section 6.4.1)	Yes	Yes	Yes

[[]a] These commands can be used to conduct a measurement without an SSC correction; e.g., during the smart sensor calibration procedure. No digital correction is performed on the measurement result. The setup and configuration for the raw measurement is the content in the shadow registers that can be pre-loaded (automatically loaded during power-on) from the NVM or by means of the *Overwrite* commands, D6_{HEX} to DB_{HEX}.

- [b] Use Oversample measurements to obtain noise-minimized measurement results in Sleep or Command Mode. With higher oversampling factors, the command execution time increases proportionally.
- [c] Overwrite commands can be used to optimize evaluation and test routine execution time for analog front-end setup or to configure self-diagnostic measurement setups without needing to change the ZSSC3240's NVM content. The content and effects from Overwrite commands are cleared and reset with the ZSSC3240 reset via the RESQ pin or POR.

6.6.2. Nonvolatile Memory (NVM)

In the ZSSC3240, the memory is organized in 16-bit wide registers and can be programmed multiple times (approximately 10000). There are 54×16 -bit registers available for customer use. Each register can be reprogrammed.

Basically, there are two NVM content sectors:

- Customer Use: Accessible via regular write operations: 40_{HEX} to 75_{HEX}. This sector contains the customer ID, interface setup data, measurement setup information, calibration coefficients, analog output configuration, etc.
- Renesas Use: Only accessible for write operations by Renesas. This sector (36_{HEX} to 3F_{HEX}) contains specific trim information and is programmed during manufacturing test by Renesas, e.g. setups for the internal temperature sensor are stored there.

The whole NVM can be locked by programming $lock = 1_{BIN}$ in the SSF1 register, NVM address 03_{HEX} , bit[14]. No change of the NVM content is possible once the NVM lock has been activated.

Recommendations when using the NVM lock:

- · Write all required setups, configurations, and SSC coefficients to the NVM first.
- Then write the SSF1 register content with the lock bit set.
- Then trigger the generation and writing of the CRC via the Calculate NVM Checksum command, 90_{HEX}.

The NVM lock will be effective after a ZSSC3240 reset with POR or RESQ.

6.6.2.1. Memory Contents

Table 34. Memory (NVM) Content Assignments

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
00 _{HEX}	15:0	0000 _{HEX}	Cust_ID0	Customer ID byte 0 (combines with memory word 01_{HEX} to form customer ID) ^[a]
01 _{HEX}	15:0	0000 _{HEX}	Cust_ID1	Customer ID byte 1 (combines with memory word 00_{HEX} to form customer ID).
	T		Interface Configu	
	6:0	000 0000 _{BIN}	Slave_Addr	I2C and OWI slave address; valid range: 00_{HEX} to $7F_{HEX}$ (default: 00_{HEX}). Note: address codes 04_{HEX} to 07_{HEX} are reserved for entering the I2C High Speed Mode.
				Interrupt configuration, EOC pin functionality: 00 = End-of-conversion signal 01 = 0 to 1 transition if threshold1 (<i>TRSH1</i>) is exceeded
				and 1 to 0 transition if threshold1 is underrun again 10 = 0 to 1 transition if threshold1 is underrun and 1 to 0 transition if threshold1 is exceeded again
	8:7	ОО _{ВІМ}	INT_setup	 11 = EOC is determined by threshold settings (see section 6.5.4): If (TRSH1 > TRSH2) then EOC/INT (interrupt level) = 0 if (TRSH1 > MEAS ≥ TRSH2) where MEAS is the conditioned measurement result. Otherwise EOC/INT = 1.
				If (TRSH1 ≤ TRSH2) then EOC = 1 if (TRSH1 ≤ MEAS < TRSH2). Otherwise EOC = 0.
	9	O _{BIN}	SS_polarity	Determines the polarity of the Slave Select pin (SS) for SPI operation: 0 = Slave Select is active low (SPI and ZSSC3240 are active if SS==0) 1 = Slave Select is active high (SPI and ZSSC3240 are
02 _{HEX}			CKP_CKE	active if SS==1) Clock polarity and clock-edge select. CKP_CKE determines
		00 _{BIN}		polarity and phase of SPI interface clock with the following modes: 00 = SCLK is low in idle state; data latch with rising edge and data output with falling edge
	11:10			 01 = SCLK is low in idle state; data latch with falling edge and data output with rising edge 10 = SCLK is high in idle state; data latch with falling
				edge and data output with rising edge 11 = SCLK is high in idle state; data latch with rising edge and data output with falling edge
	14:12	000 _{BIN}	CYC_period	Update period in cyclic operation: 000 = 0.0ms 100 = 5.0ms 001 = 0.1ms 101 = 10ms 110 = 50ms 011 = 2.5ms 111 = 87.5ms Note: A slower measurement rate, i.e., a higher CYC_period, can improve the analog output signal quality due to lower system bandwidth.
	15	O _{BIN}	SOT_curve	Type/shape of second-order curve correction for the sensor signal: 0 = Parabolic curve 1 = S-shaped curve
	T	Smart Sensor F	eature Configurat	ion Register 1 (SSF1)
03 _{HEX}	1:0	00 _{BIN}	default_mode	Defines the default operating mode that is automatically entered after power-on: 00 = Command Mode 10 = Sleep Mode
				01 = Cyclic Mode 11 = Not assigned

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
	2	O _{BIN}	owi_su_length	Defines the length of the OWI startup window, during which the OWI interface can be activated if analog output through the AOUT pin is also set up via $cont_ANAoutn = 0_{BIN}$ (see register 04_{HEX}). OWI_ListenTime: $0 = 50 ms$ $1 = 3 ms$
	3	O _{BIN}	owi_su_case	Defines the activation level for the analog output at AOUT with or without concurrent OWI1 I/O behavior (see section 6.4.3 for OWI application cases): 0 = Regular, separate Startup Window for OWI first, then switch over to AOUT behavior 1 = Direct start with output of analog signal at AOUT
	6:4	000 _{BIN}	temp_source	Selection of utilized temperature sensor source: 000 = Integrated PTAT temperature sensor (no extra setup required) 001 = Bridge as temperature sensor with internal Rt in Current Mode (b) 010 = Current Mode through TEXT (b) for one of the following: • Bridge as the temperature sensor with external Rt at TEXT • Single diode/resistor at TEXT 011 = Not assigned 100 = Current Mode operation for diode or PTC between TEXT and VSSB (b) 101 = Ratiometric supply for the sensor (bridge) as the temperature sensor with the internal Rt (b) 110 = Ratiometric supply for sensor (bridge) as the temperature sensor with the external Rt between sensor (bridge) top and TEXT pin (b) 111 = Not assigned
	8:7	OO _{BIN}	sensor_sup	Front-end operation and supply setup for main measurand sensor measurements: 00 = Ratiometric supply at VDDB 01 = Current Mode out of VDDB from Tbias (see section 6.2) 10 = Absolute voltage (Thermopile) 11 = Not assigned Note: if temp_source = 100 (temperature application T3.2) is also set up, sensor_sup = 01 must be configured in order to get ratiometric main sensor supply at VDDB. Top resistance set up for "Bridge as temperature sensor"
	11:9	000 _{BIN}	internal_rt	configuration (see Table 15). Selection of resistance value (internal Rt) for re-using the sensor (bridge) as the temperature sensor with internal Rt ($temp_source = 001$ or 101). Selected Rt value is as follows: $000 = 1.34k\Omega \qquad 100 = 15k\Omega$ $001 = 4k\Omega \qquad 101 = 20k\Omega$ $010 = 8k\Omega \qquad 110 = 30k\Omega$ $011 = 10k\Omega \qquad 111 = 40k\Omega$ Note: the same value is selected for the bottom Rt , if $extra_rt = 1_{BIN}$ is selected

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
	12	O _{BIN}	extra_rt	Bottom resistance set up for the "Bridge as temperature sensor" configuration. If temp_source = 110 or 010 (or 100 combined with sensor_sup = 01), then extra_rt defines whether an internal bottom resistor Rt equivalent to the internal_rt selection is placed between VSSB and PGA negative input: 0 = Use internal Rt (no extra external Rt) 1 = Extra external Rt (do not apply internal Rt) Note: with temp_source = 100 AND sensor_sup = 10, the meaning of extra_rt bit is swapped (that is extra_rt = 0 means internal Rt is not enabled)
	13	O _{BIN}	owi_off	Setup bit to disable OWI interface: 0 = OWI is enabled and usable 1 = OWI is disabled and cannot be used Note: This setting has no effect on SPI or I2C operation
	14	O _{BIN}	lock	Lock bit: no further NVM writing is possible if this bit is set. 0 = NVM write allowed 1 = NVM locked Note: Once this bit is set to 1, the lock becomes effective after the next IC reset.
	15	O _{BIN}	cp_off	Switch off the charge pump for the internal regulators: 0 = Charge pump on (recommended setting for better PSRR, or when external VDD<4.3V) 1 = Charge pump off (less current consumption and lower distortion risks, e.g. coupling to VSS); this might be needed to ensure the 4mA low-limit in current loop applications (default setting for preconfigured Current-Loop application products, for example, ZSSC3240CL1B and ZSSC3240CL3R) Note: Switch off the charge pump only if VDD > 4.3V is ensured
	I .	Smart Sensor Fo	eature Configurati	ion Register 2 (SSF2):
	1:0	00 _{BIN}	dacres	Setup of DAC output resolution: 00 = 13-bit
	2	1 _{BIN}	dither_off	Switch on/off the dithering function for the DAC: 0 = Dither is applied for DAC outputs 1 = Dither is switched off
04 _{HEX}	3	O _{BIN}	dacouttype	Defines if the SSC-corrected sensor(bridge) signal S or the temperature signal T is the output at the DAC: 0 = Sensor signal S is output at the DAC 1 = Temperature signal T is output at DAC
	4	O _{BIN}	cont_ANAoutn	Selects whether the ZSSC3240 provides analog output in general: 0 = Analog (DAC) output is enabled 1 = No analog output (cyclic operation with digital outputs is still possible) Note: If cont_ANAoutn is set to 1, then Aout_setup is ignored; there is no analog output in Sleep Mode in general

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
				Definition of the basic AOUT pin behavior:
				000 = Current loop enabled, output through error amplifier for current loop ^[c] , OWI listens to both the OWI2 _{in} and OWI1 pins concurrently (default setting for pre-configured Current-Loop application products, for example, ZSSC3240CL1B and ZSSC3240CL3R)
				001 = External V _{DD} -ratiometric, rail-to-rail out
	7:5	001 _{BIN}	Aout_setup	010 = 0V to 1.0V absolute output
				011 = 0V to 5V absolute output
				100 = not assigned
				101 = External V _{DD} -ratiometric, rail-to-rail out (OWI2 _{in} enabled)
				110 = 0V to 1.0V absolute output (OWI2 _{in} enabled)
				111 = 0V to 5V absolute output (OWI2 _{in} enabled)
	8	O _{BIN}	diagouten	Enable diagnostic level output mode: The lower and upper analog output range levels are reserved for diagnostic signaling according to Table 16. The ZSSC3240 performs an automatic DAC-output scaling (if already digitally calibrated) to reserve the lower and upper 1.56% band or absolute voltage levels: 0 = No analog signalization
				1 = Analog diagnostic signaling is enabled Switch off the internal output regulator circuit running the
	9	O _{BIN}	disable_ldoctrl	LDOctrl pin if no external supply transistor (such as JFET) is used; this reduces current consumption, etc. 0 = LDOctrl output is switched/kept on 1 = LDOctrl output switched off Note: If enabled (= 0), then the charge-pump can be off (the
				cp_off bit = 1 in register 03 _{HEX}) Set point for regulated V _{DD} using external supply transistor
	11:10	10 _{BIN}	VDD_ldoctrl _target	JFET or depletion MOSFET: $00 = V_{DD} = 4.8V$ $01 = V_{DD} = 5.0V$ $10 = V_{DD} = 5.2V$ $11 = V_{DD} = 5.4V$
	12	O _{BIN}	AZMs_on	Enable/disable for auto-zero measurement for (bridge) sensor measurement: 0 = No auto-zero measurements for sensor signal 1 = Auto-zero measurement of sensor bridge is performed and processed Note: This setup is ignored for raw data measurements with setup via the interface, i.e. command A2HEX
	13	O _{BIN}	AZMt_on	Enable/disable for auto-zero measurement for temperature measurement: 0 = No auto-zero measurements for temperature signal 1 = Auto-zero measurement for temperature signal performed and processed
	15:14	00 _{BIN}	oversamp_cyc	Selection for applied digital oversampling in Cyclic Mode operation: 00 = No oversampling 01 = Oversample-4: Results of 4 SSC cycles per last meas_scheduler sequence 10 = Oversample-8: Results of 8 SSC cycles per last meas_scheduler sequence 11 = Oversample-16: Results of 16 SSC cycles per last meas_scheduler sequence Note: This setup is ignored for any measurement in Command and Sleep Mode

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
		Sign	al Conditioning Pa	
05 _{HEX}	15:0	0000 _{HEX}	Offset_S[15:0]	Bits [15:0] of the 24-bit-wide sensor offset correction coefficient <i>Offset_S</i> . The MSBs including sign are <i>Offset_S</i> [23:16], which is [15:8] in register 0F _{HEX} .
06 _{HEX}	15:0	0000 _{HEX}	Gain_S[15:0]	Bits [15:0] of the 24-bit-wide value of the sensor gain coefficient <i>Gain_S</i> . The MSBs including sign are <i>Gain_S</i> [23:16], which is [7:0] in register 0F _{HEX} .
07 _{HEX}	15:0	0000 _{HEX}	Tcg[15:0]	Bits [15:0] of the 24-bit-wide coefficient <i>Tcg</i> for the temperature correction of the sensor gain. The MSBs including sign are <i>Tcg</i> [23:16], which is bits [15:8] in register 10 _{HEX} .
08 _{HEX}	15:0	0000 _{HEX}	Tco[15:0]	Bits [15:0] of the 24-bit-wide coefficient <i>Tco</i> for temperature correction of the sensor offset. The MSBs with sign are <i>Tco</i> [23:16], which is bits [7:0] in register 10 _{HEX} .
09 _{HEX}	15:0	0000 _{HEX}	SOT_tco[15:0]	Bits [15:0] of the 24-bit-wide 2 nd order term <i>SOT_tco</i> applied to <i>Tco</i> . The MSBs of this term including sign are <i>SOT_tco</i> [23:16], which is bits [15:8] in register 11 _{HEX} .
0A _{HEX}	15:0	0000 _{HEX}	SOT_tcg[15:0]	Bits [15:0] of the 24-bit-wide 2 nd order term <i>SOT_tcg</i> applied to <i>Tcg</i> . The MSBs of this term including sign are <i>SOT_tcg</i> [23:16], which is bits[7:0] in register 11 _{HEX} .
0B _{HEX}	15:0	0000 _{HEX}	SOT_sens[15:0]	Bits [15:0] of the 24-bit-wide 2 nd order term <i>SOT_sens</i> applied to the sensor readout. The MSBs of this term including sign are <i>SOT_sens</i> [23:16], which is bits[15:8] in register 12 _{HEX} .
0Снех	15:0	0000 _{HEX}	Offset_T[15:0]	Bits [15:0] of the 24-bit-wide temperature offset correction coefficient <i>Offset_T</i> . The MSBs of this coefficient including sign are <i>Offset_T</i> [23:16], which is bits[7:0] in register 12 _{HEX} .
0D _{HEX}	15:0	0000 _{HEX}	Gain_T[15:0]	Bits [15:0] of the 24-bit-wide absolute value of the temperature gain coefficient <i>Gain_T</i> . The MSBs including sign are <i>Gain_T</i> [23:16], which is bits[15:8] in register 13 _{HEX} .
0E _{HEX}	15:0	0000 _{HEX}	SOT_T[15:0]	Bits [15:0] of the 24-bit-wide 2 nd -order term <i>SOT_T</i> applied to the temperature reading. The MSBs including sign are <i>SOT_T</i> [23:16], which is bit[7:0] in register 13 _{HEX} .
OE.	7:0	20 _{HEX}	Gain_S[23:16]	Bits [23:16] including sign for the 24-bit-wide sensor gain correction coefficient <i>Gain_S</i> . The LSBs of this coefficient are <i>Gain_S</i> [15:0] in register 06 _{HEX} .
0F _{HEX}	15:8	00 _{HEX}	Offset_S[23:16]	Bits [23:16] including sign for the 24-bit-wide sensor offset correction coefficient <i>Offset_S</i> . The LSBs are <i>Offset_S</i> [15:0] in register 05 _{HEX} .
10 _{HEX}	7:0	00 _{HEX}	Tco[23:16]	Bits [23:16] including sign for the 24-bit-wide coefficient <i>Tco</i> for temperature correction for the sensor offset. The LSBs are <i>Tco</i> [15:0] in register 08 _{HEX} .
TOHEX	15:8	00 _{HEX}	Tcg[23:16]	Bits [23:16] including sign for the 24-bit-wide coefficient <i>Tcg</i> for the temperature correction of the sensor gain. The LSBs are <i>Tcg</i> [15:0] in register 07 _{HEX} .
11 _{HEX}	7:0	00 _{HEX}	SOT_tcg[23:16]	Bits [23:16] including sign for the 24-bit-wide 2 nd order term SOT_tcg applied to Tcg. The LSBs are SOT_tcg[15:0] in register 0A _{HEX} .
TTHEX	15:8	00 _{HEX}	SOT_tco[23:16]	Bits [23:16] including sign for the 24-bit-wide 2 nd order term <i>SOT_tco</i> applied to Tco. The LSBs are <i>SOT_tco</i> [15:0] in register 09 _{HEX} .
12 _{HEX}	7:0	00 _{HEX}	Offset_T[23:16]	Bits [23:16] including sign for the 24-bit-wide temperature offset correction coefficient <i>Offset_T</i> . The LSBs are <i>Offset_T</i> [15:0] in register OC _{HEX} .
1 Z HEX	15:8	00 _{HEX}	SOT_sens[23:16]	SOT_sens[15:0] in register 0B _{HEX} .
13 _{HEX}	7:0	00 _{HEX}	SOT_T[23:16]	Bits [23:16] including sign for the 24-bit-wide 2^{nd} -order term SOT_T applied to the temperature reading. The LSBs are SOT_T [15:0] in register $0E_{HEX}$.
ISHEX	15:8	20 _{HEX}	Gain_T[23:16]	Bits [23:16] including sign for the 24-bit-wide absolute value of the temperature gain coefficient <i>Gain_T</i> . The LSBs are <i>Gain_T</i> [15:0] in register 0D _{HEX} .

NVM Address	Word/Bit Range	Default Setting	Description	Notes / Evalenctions
NVIVI Address	word/bit Range			Notes/Explanations
		Measurement	Configuration Reg	gister 1 (SM_config1)
	3:0	0000 _{BIN}	Gain_stage1	Gain setting for the 1 st PGA stage with $Gain_stage1[3:0]$: Parameters are valid for $Gain_{PGA} \le 192$: $0000 = 1.2$ $0110 = 30$ $0001 = 2$ $0111 = 40$ $0010 = 4$ $1000 = 60$ $0111 = 6$ $1001 = 80$ $1110 = 300$ $1111 = 100$ $1101 = 240$ $1101 = 240$ $1101 = 240$ $1101 = 240$ $1111 = 100$ $1111 = 100$ $1111 = 100$ $1111 = 100$ $1111 = 100$
	6:4	000 _{BIN}	Gain_stage2	Gain setting for the 2^{nd} PGA stage with $Gain_stage2[1:0]$: 000 = 1.1 $100 = 1.5001 = 1.2$ $101 = 1.6010 = 1.3$ $110 = 1.7011 = 1.4$ $111 = 1.8$
	7	O _{BIN}	Gain_polarity	Set up the polarity of the sensor bridge's gain (invert chopper 1): 0 = positive (no polarity change) 1 = negative (180° polarity change)
14 _{HEX}	11:8	0100 _{BIN}	adc_bits	Resolution, i.e. absolute number of bits for the ADC with adc_bits[3:0]: 0000 = 12 0011 = 13 0010 = 14 1001 = 21 0011 = 15 1010 = 22 0100 = 16 (default) 1011 = 23 0101 = 17 1100 = 24 0110 = 18 1101 to 1111 = Not assigned
	14:12	000 _{BIN}	adc_offset	Differential signal's offset shift in the ADC including gain x2; compensation of x% signal offset: 000 = 0%, no offset compensation 100 = 25.00% offset 001 = 6.25% offset 101 = 31.25% offset 110 = 37.50% offset 011 = 18.75% offset 111 = 44.00% offset
	15	O _{BIN}	sel_ref1	Reference source for main sensor measurement: 0 = Absolute (internal) bandgap is the reference 1 = Ratiometric reference; recommended for ratiometrically supplied sensors
		Measurement (Configuration Reg	gister 2 (SM_config2)
15 _{нех}	4:0	0 0000 _{BIN}	ioffsc	Absolute voltage input shift for input signals to the PG, e.g. INP-INN The input signal is shifted by the following voltages: 00000 = 0mV, no shift 00001 = -1mV 00010 = -2mV 00011 = -3mV 01110 = -14mV 01111 = -15mV 10000 = 0mV, no shift 10001 = +1mV 10010 = +2mV 11110 = +14mV 11111 = +15mV

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
			2000	Current Mode sensor bias selection; nominal sensor supply
	7:5	000 _{BIN}	Tbiasout	current I_{sup} (if $sensor_sup = 01$): $000 = 5\mu A$ $001 = 10\mu A$ $010 = 20\mu A$ $011 = 39\mu A$ $100 = 79\mu A$ $101 = 157\mu A$ $110 = 196\mu A$ $111 = 494\mu A$
	8	O _{BIN}	adc_en_shift	General disable/enable of the ADC feature to apply the extra gain x2 and signal offset compensation <i>adc_offset</i> in register 14 _{HEX} : 0 = Gain: ×2 and signal offset compensation off 1 = Gain: ×2 and signal offset compensation on
	9	O _{BIN}	pga_en_shift	Automatic common mode adjust feature, which allows automatically, optimally adapting the sensor-input common mode to AGND at the PGA output. ^[d] 0 = Automatic common mode adjustment off 1 = Automatic common mode adjustment on
	15:10	00 0000 _{BIN}		Not assigned ation Register 1 (extTemp_config1)
	3:0	0000 _{BIN}	Gain_stage1	Gain setting for the 1st PGA stage with Gain_stage1[3:0] for external temperature measurements: Parameters are valid for Gain _{PGA} ≤ 192: 0000 = 1.2
16 _{HEX}	6:4	000 _{BIN}	Gain_stage2	Gain setting for the 2^{nd} PGA stage with $Gain_stage2[1:0]$ for external temperature measurements: $000 = 1.1$ $100 = 1.5$ $001 = 1.2$ $101 = 1.6$ $010 = 1.3$ $110 = 1.7$ $011 = 1.4$ $111 = 1.8$
	7	O _{BIN}	Gain_polarity	Set up the polarity of the temperature sensor gain (invert input) with: 0 = Positive (no polarity change) 1 = Negative (180° polarity change)
	11:8	0100 _{віп}	adc_bits	Resolution, i.e. absolute number of bits for the ADC for external temperature measurements with adc_bits[3:0]: 0000 = 12

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
	14:12	000 _{BIN}	adc_offset	Differential signal's offset shift in ADC including gain x2 for external temperature measurements; compensation of x% signal offset: 000 = 0%, no offset compensation 001 = 6.25% offset 010 = 12.50% offset 011 = 18.75% offset 100 = 25.00% offset
				101 = 31.25% offset 110 = 37.50% offset 111 = 44.00% offset Reference source for external temperature sensing and
	15	O _{BIN}	sel_ref2	conversion: 0 = Absolute (internal) bandgap is reference 1 = Ratiometric reference; recommended for ratiometrically supplied sensors
	External Te	mperature Measu	rement Configura	ation Register 2 (extTemp_config2)
	4:0	0 0000 _{BIN}	ioffsc	Absolute voltage input shift for input signals for external temperature measurements to the PG, e.g. INP-INN The input signal is shifted by the following voltages: $00000 = 0mV, \text{ no shift}$ $00001 = -1mV$ $00010 = -2mV$ $00011 = -3mV$ $01110 = -14mV$ $01111 = -15mV$ $10000 = 0mV, \text{ no shift}$ $10001 = +1mV$ $10010 = +2mV$ $11110 = +14mV$ $11111 = +15mV$
17 _{НЕХ}	7:5	000 _{BIN}	Tbiasout	Current Mode sensor bias selection for external temperature measurements; nominal sensor supply current (if $temp_source$ \in {001 $_{BIN}$, 010 $_{BIN}$, 011 $_{BIN}$, 100 $_{BIN}$ }): 000 = 5 μ A 001 = 10 μ A 010 = 20 μ A 011 = 39 μ A 100 = 79 μ A 101 = 157 μ A 110 = 196 μ A 111 = 494 μ A
	8	O _{BIN}	adc_en_shift	General disenable/enable of the ADC feature for external temperature measurements to apply the extra gain x2 and signal offset compensation <i>adc_offset</i> in register 16 _{HEX} : 0 = Gain: x2 and signal offset compensation off 1 = Gain: x2 and signal offset compensation on
	9	O _{BIN}	pga_en_shift	Automatic common mode adjust feature, which allows automatically, optimally adapting the sensor-input common mode to AGND at the PGA output for external temperature measurements. ^[d] 0 = Automatic common mode adjustment off 1 = Automatic common mode adjustment on
	15:10	00 0000 _{BIN}	_	Not assigned
			nd Post-Calibration	on (Digital) Offset Calibration
18 _{HEX}	15:0	0000 _{HEX}	TRSH1[15:0]	Bits [15:0] of the 24-bit-wide interrupt threshold1, <i>TRSH1</i> . (The MSBs for this threshold are TRSH1[23:16], which is bits [7:0] of register 1A _{HEX} .)

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations		
19 _{HEX}	15:0	0000 _{HEX}	TRSH2[15:0]	Bits [15:0] of the 24-bit-wide interrupt threshold2, <i>TRSH2</i> . (The MSBs for this threshold are TRSH2[23:16], which is bits[15:8] of register 1A _{HEX} .)		
10	7:0	00 _{HEX}	TRSH1[23:16]	Bits [23:16] of the 24-bit-wide interrupt threshold1, <i>TRSH1</i> . (The LSBs for this threshold are TRSH1[15:0], which is bits[15:0] of register 18 _{HEX} .)		
1A _{HEX}	15:8	00 _{HEX}	TRSH2[23:16]	Bits [23:16] of the 24-bit-wide interrupt threshold2, <i>TRSH2</i> . (The LSBs for this threshold are TRSH2[15:0], which is bits[15:0] of register 19 _{HEX} .)		
1B _{HEX}	15:0	0000 _{HEX}	SENS_Shift[15:0]	Bits [15:0] of the post-calibration sensor offset shift coefficient SENS_Shift. (The MSBs of SENS_Shift are bits [15:8] of register 1D _{HEX} .)		
1C _{HEX}	15:0	0000 _{HEX}	T_Shift[15:0]	Bits [15:0] of the post-calibration temperature offset shift coefficient <i>T_Shift</i> . (The MSBs of <i>T_Shift</i> are bits [7:0] of register 1D _{HEX} .)		
15	7:0	00 _{HEX}	T_Shift[23:16]	Bits [23:16] of the post-calibration temperature offset shift coefficient <i>T_Shift</i> . (The LSBs of <i>T_Shift</i> are in register 1C _{HEX} .)		
1D _{HEX}	15:8	00 _{HEX}	SENS_Shift[23:16]	Bits [23:16] of the post-calibration sensor offset shift		
		Measurement S	Scheduler (Cyclic C	Operation Sequence)		
	0	O _{BIN}	cycwsn	Cyclic measurement operation is performed with/including the sensor measurement: 0 = Sensor measurement is performed 1 = Sensor measurement is not performed Note: Whether AZS is to be performed in the cyclic measurement sequence is set up with AZMs_on (see register 04HEX)		
1E _{HEX}	1	O _{BIN}	cycwtn	Cyclic measurement operation is performed with the temperature measurement: 0 = Temperature measurement is performed 1 = Temperature measurement is not performed Note: whether AZT is to be performed in the cyclic measurement sequence is set up with AZMt_on (see registe 04HEX)		
	2	O _{BIN}	-	Not assigned		
	3	O _{BIN}	cycwscn	Cyclic measurement operation is performed with/including the sensor-connection check: 0 = Sensor connection check is performed 1 = Sensor connection check is not performed		
	measurement type Note: The SSC and	in the first slot or or all analog output will	nly after respective only become valid a	e measurement sequence performs the respective slots_X have been completed for the first time. after the sensor, temperature, and related auto-zero time. The first output signals maybe invalid until this condition		
	4	O _{BIN}	startS_wfirstn	0 = Perform the sensor measurement in the first slot 1 = Do not perform the sensor measurement in the first slot		
1E _{HEX} (continued)	5	O _{BIN}	startAZS_wfirstn	 0 = Perform the auto-zero sensor measurement in the first slot 1 = Do not perform the auto-zero sensor measurement in the first slot Note: The startAZS_wfirstn bit is ignored for the cyclic operation if the AZMs_on = 0 = "off." 		
	6	O _{BIN}	startT_wfirstn	Perform the temperature measurement in the first slot Do not perform the temperature measurement in the first slot		

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
				0 = Perform the auto-zero temperature measurement in the first slot
	7	O _{BIN}	startAZT_wfirstn	1 = Do not perform the auto-zero temperature measurement in the first slot
				Note: The $startAZT_wfirstn$ bit is ignored for the cyclic operation if the $AZMt_on = 0 = "off."$
	8	O _{BIN}	-	Not assigned
				Diagnostics: sensor connection checks:
	9	0_{BIN}	startSC_wfirstn	0 = Perform sensor connection checks in the first slot
		OBIN	Starteo_winsti	1 = Do not perform sensor connection checks in the first slot
				Defines the number of pause slots between two subsequent temperature measurements:
	45.40	00 0000	alata T	0 = No pause, measure temperature at each slot
	15:10	00 0000 _{BIN}	slots_T	1 _{DEC} to 63 _{DEC} = Pause slots after the slot with the temperature measurement
				Note: Set slots_T = slots_AZT for correct Cyclic Operation.
				Defines the number of pause slots between two subsequent auto-zero temperature (AZT) measurements:
	5:0	00 0000 _{BIN}	slots_AZT	0 = No pause, measure AZT at each slot
				1 to 63 _{DEC} = Number of pause slots after the slot with the AZT measurement
				Note: If AZMt_on = 0, no auto-zero temperature measurement will be performed.
		0000 _{BIN}		Defines the number of pause slots between two subsequent
				sensor/bridge measurements: 0 = No pause, measure sensor at each slot
	0.6		clote S	
1F _{HEX}	9:6		slots_S	1 _{DEC} to 15 _{DEC} = Number of pause slots after the slot with the sensor measurement
				Note: Set slots_S = slots_AZS for correct Cyclic Operation.
		0000 _{BIN}	slots_AZS	Defines the number of pause slots between two subsequent auto-zero-sensor (AZS) measurements:
				0 = No pause, measure AZS at each slot
	13:10			1 _{DEC} to 15 _{DEC} = Number of pause-slots after the slot with sensor measurement
				Note: If AZMs_on = 0, no auto-zero-sensor measurement is performed.
	15:14	00 _{BIN}	_	These bits must be 00 _{BIN} to ensure proper Cyclic Operation
	5:0	00 0000 _{BIN}	_	Not assigned.
				Defines the number of pause slots between two subsequent sensor connection check runs:
20 _{HEX}	15:6	00 0000 0000 _{BIN}	slots_SC	0 = No pause, always check sensor connection
				1 _{DEC} to 1023 _{DEC} = Number of pause-slots after slot with Sensor-Connection check
	<u> </u>	Selection of (Sens	sor) Connection C	hecks to be Conducted
	The first 10 bits of r		•	
				Loss of sensor positive connection, INP [f]
	0	0_{BIN}	inp_check	0 = Check is not performed; result is not signalized
21 _{HEX}				1 = Check is performed; result is signalized
	1	O _{BIN}	inn_check	Loss of bridge/sensor negative connection, INN [f] 0 = Check is not performed; result is not signalized
	'	UBIN	IIII_CNeCK	1 = Check is not performed, result is not signalized

NVM Address	Word/Bit Range	Default Setting	Description	Notes/Explanations
	2	O _{BIN}	inp_range_check	Signal at pin INP out of range (leaking/short to VSS or VDDB) 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	3	O _{BIN}	inn_range_check	Signal at pin INN out of range (leaking/short to VSS or VDDB) 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	4	O _{BIN}	sens_short _check	Sensor short (INN = INP) ^[f] 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	5	O _{BIN}	text_open_check	T _{EXT} pin open 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	6	O _{BIN}	text_range_check	Signal at pin T _{EXT} out of range (leaking / short to VSS or VDDB) 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	7	O _{BIN}	text_inn_short _check	T _{EXT} pin short to INN 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	8	O _{BIN}	text_inp_short _check	T _{EXT} pin short to INP 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	9	O _{BIN}	crack_check	Broken-chip check / chipping check 0 = Check is not performed; result is not signalized 1 = Check is performed; result is signalized
	15:10	00 0000 _{BIN}	_	Not assigned
	1	DA	C (Output Calibrati	ion Data)
22 _{HEX}	15:0	XXXX _{HEX}	Encoded, 16bit-quantized measuremer at V _{DD} =5V with 10%-DAC-excitation, di	
23 _{HEX}	15:0	XXXX _{HEX}	Encoded, 16bit-quantized measurement value of I at V_{DD} =5V with 90%-DAC-excitation, digital code (Programmed at Renesas' device test. The measu voltage [e] can be derived as: $V_{DAC90,AOUT}[V] := DAC90RM5V[dec] / 284000 + 4.45$	
		Free Mem	ory (Available for	Customer Use)
24 _{HEX}	15:0	0000 _{HEX}	_	Not assigned (e.g., can be used for Cust_IDx customer identification number)
			_	Not assigned (e.g., can be used for Cust_IDx customer identification number)
34 _{HEX}	15:0	0000 _{HEX}	_	Not assigned (e.g., can be used for Cust_IDx customer identification number)
35 _{HEX}	15:0	-	Checksum	Generated (checksum) for the entire memory through a linear feedback shift register (LFSR); signature is checked on power-up to ensure memory content integrity

- [a] For I3C operation, this should contain the Legacy Virtual Register (LVR) information: $1X_{HEX}$ to Index 0. Fast-Mode is supported.
- [b] Use the extTemp_config1 and extTemp_config2 registers for temperature sensor related front-end configuration.
- [c] In Current Loop Operation Mode, it must be ensured that a sufficient external V_{DD} -level > 4.8V is present (e.g., with external supply transistor, such as JFET or depletion MOSFET, and extra LDO-control option).
- [d] If pga_en_shift is enabled, the ZSSC3240 current consumption increases by approximately 100μA. Usage is recommended for optimizing the analog front-end setup.
- [e] The IC provides the originally measured DAC-output voltage V_{DAC'0,AOUT}[V] with V_{DD}=5V, Aout_setup=(001_{BIN} or 101_{BIN}) as reaction on B3_{HEX} command, see Table 33.
- [f] Do not enable (that is, set to 0_{BIN}) if the IC is connected to an absolute voltage source sensor, for example, Thermopile (sensor_sup = 10_{BIN}).

The NVM-consistence checksum is calculated (internally by the ZSSC3240 for the whole NVM) using the polynomial: $x^{16} + x^{15} + x^2 + 1$. The checksum verification is only realized directly after V_{DD} power-on. If the checksum is successfully verified, then the "Memory Error" status bit is set to 0_{BIN}.

6.6.3. Digital Sensor-Signal-Conditioning Mathematics

The saturation check (signalized by SSC Calculation Unit Saturation, see Table 16) in the ZSSC3240 detects saturation effects of the internal calculation steps, allowing the final correction output to be determined despite the saturation. It is possible to get potentially useful signal conditioning results that have had an intermediate saturation during the calculations. These cases are detectable; e.g., by observing the status bit[0] for each measurement result. Details about the saturation limits and the valid ranges for values are provided in the equations in the following sections.

The calibration math description assumes a calculation with integer numbers. The description is numerically correct concerning values, dynamic range, and resolution.

6.6.3.1. Sensor Signal Correction

The configuration parameter *SOT_curve* in NVM register 02_{HEX} selects whether second-order equations compensate for sensor nonlinearity with a parabolic or S-shaped curve. The parabolic compensation is recommended for most sensor types.

The following equations describe the available SSC capabilities. The equation terms are as follows:

- S Corrected sensor reading output via I2C, OWI, or SPI; range [0HEX to FFFFFHEX]
- S_Raw Raw sensor reading from ADC (after AZ correction, if selected); range [-7FFFFhex to 7FFFFhex]

Gain_S Sensor gain term; range [-7FFFFFHEX to 7FFFFFHEX]

Offset_SSensor offset term; range [-7FFFFHEX to 7FFFFHEX]

Tcg Temperature coefficient gain term; range [-7FFFFHEX to 7FFFFHEX]

Tco Temperature coefficient offset term; range [-7FFFFFHEX to 7FFFFFHEX]

T_Raw Raw temperature reading (after AZ correction); range [-7FFFFFHEX to 7FFFFFHEX]

SOT_tcgSecond-order term for Tcg non-linearity; range [-7FFFFHEX to 7FFFFHEX]

SOT_tcoSecond-order term for Tco non-linearity; range [-7FFFFHEX to 7FFFFHEX]

SOT_sens Second-order term for sensor non-linearity; range [-7FFFFFHEX to 7FFFFHEX]

SENS_shift Post-calibration, post-assembly offset shift; range [-7FFFFFHEX to 7FFFFHEX]

- ... Absolute value
- $[...]_{l}^{ul}$ Bound/saturation number range from ll to ul, overflow/underflow is reported as saturation in the status byte

The correction formula for the differential signal reading is represented as a two-step process depending on the *SOT_curve* setting.

Table 35. Data Format of 24-bit SSC Coefficients

Bit-Number:	23	22	21	20		2	1	0
Meaning, Weighting	0 = positive 1 = negative	2 ¹	2 ⁰	2-1	•••	2 ⁻¹⁹	2-20	2 ⁻²¹

Table 36. Data Format of Corrected, SSC Results (S and T)

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	2 ⁰	2-1	2-2	2-3	 2 ⁻²¹	2-22	2 ⁻²³

Equations for the parabolic SOT_curve setting (SOT_curve = 0):

Simplified:

$$K_1 = 2^{23} + \frac{T_Raw}{2^{23}} \cdot \left(\frac{4 \cdot SOT_tcg}{2^{23}} \cdot T_{Raw} + 4 \cdot Tcg\right)$$
 Equation 7

$$K_2 = 4 \cdot Offset_S + S_raw + \frac{T_Raw}{2^{23}} \cdot \left(\frac{4 \cdot SOT_tco}{2^{23}} \cdot T_{Raw} + 4 \cdot Tco\right)$$
 Equation 8

$$Z_{SP} = \frac{4 \cdot Gain_S}{2^{23}} \cdot \frac{K_1}{2^{23}} \cdot K_2 + 2^{23}$$
 (delimited to positive number range)

$$S = \frac{Z_{SP}}{2^{23}} \cdot \left(\frac{4 \cdot SOT_sens}{2^{23}} \cdot Z_{SP} + 2^{23}\right) + SENS_shift \qquad \text{(delimited to positive number range)}$$

Complete:

$$K_{1} = \left[2^{23} + \left[\frac{T_{Raw}}{2^{23}} \cdot \left[\left[\frac{SOT_{tcg}}{2^{21}} \cdot T_{Raw} \right]_{2^{25}}^{2^{25}-1} + 4 \cdot Tcg \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1}$$
Equation 11

$$K_{2} = \left[4 \cdot \text{Offset_S} + \left[S_{\text{raw}} + \left[\frac{T_{\text{Raw}}}{2^{23}} \cdot \left[\left[\frac{\text{SOT_tco}}{2^{21}} \cdot T_{\text{Raw}} \right]_{-2^{25}}^{2^{25}-1} + 4 \cdot \text{Tco} \right]_{-2^{25}}^{2^{25}-1} \right]_{-2^{25}}^{2^{25}-1} \right]_{-2^{25}}^{2^{25}-1}$$
Equation 12

$$Z_{SP} = \left[\left[\frac{\text{Gain_S}}{2^{21}} \cdot \left[\frac{K_1}{2^{23}} \cdot K_2 \right]_{.2^{25}}^{2^{25}-1} \right]_{.2^{25}}^{2^{25}-1} + 2^{23} \right]_{0}^{2^{25}-1}$$
 Equation 13

$$S = \left[\frac{Z_{SP}}{2^{23}} \cdot \left[\left[\frac{SOT_sens}{2^{21}} \cdot Z_{SP} \right]_{.2^{25}}^{2^{25}-1} + 2^{23} \right]_{.2^{25}}^{2^{25}-1} + SENS_shift \right]_{0}^{2^{24}-1}$$
Equation 14

Equations for the S-shaped SOT curve setting (SOT curve = 1):

Simplified:

$$Z_{SS} = \frac{4 \cdot Gain_S}{2^{23}} \cdot \frac{K_1}{2^{23}} \cdot K_2$$
 (K₁ and K₂ according to Equation 7 and Equation 8)

$$S = \frac{Z_{SS}}{2^{23}} \cdot \left(\frac{4 \cdot SOT_sens}{2^{23}} \cdot |Z_{SS}| + 2^{23}\right) + 2^{23} + SENS_shift \qquad \text{(delimited to positive number range)}$$

Complete:

$$Z_{SS} = \left[\left[\frac{\text{Gain_S}}{2^{21}} \cdot \left[\frac{K_1}{2^{23}} \cdot K_2 \right]_{.2^{25}}^{2^{25} - 1} \right]_{.2^{25}}^{2^{25} - 1} \right]_{.2^{25}}^{2^{25} - 1}$$
Equation 17

$$S = \left[\left[\frac{Z_{SP}}{2^{23}} \cdot \left[\left[\frac{SOT_sens}{2^{21}} \cdot |Z_{SS}| \right]_{-2^{25}}^{2^{25}-1} + 2^{23} \right]_{-2^{25}}^{2^{25}-1} + 2^{23} + SENS_shift \right]_{0}^{2^{24}-1}$$
Equation 18

6.6.3.2. Temperature Signal Correction

Temperature is measured either internally by the ZSSC3240 or through an additional external element or by means of a combination of ZSSC3240-internal and external temperature sensing capabilities; see sections 6.2.3 and 6.2.4. Temperature correction contains both linear gain and offset terms as well as a second-order term to correct for any nonlinearities. For temperature, second-order compensation for nonlinearity is always parabolic.

The correction equation terms are as follows:

T Corrected temperature sensor reading output via digital interface; range [0HEX to FFFFFHEX]

Gain_T Gain coefficient for temperature; range [-7FFFFFHEX to 7FFFFFHEX]

T_Raw Raw temperature reading after AZ correction; range [-7FFFFFHEX to 7FFFFFHEX]

Offset_TOffset coefficient for temperature; range [-7FFFFFHEX to 0x7FFFFFHEX]

SOT_T Second-order term for temperature source nonlinearity; range [-7FFFFFHEX to 7FFFFFHEX]

T_Shift Shift for post-calibration/post-assembly offset compensation [-7FFFFFHEX]

The correction formula is best represented as a two-step process as follows:

Simplified:

$$Z_T = \frac{4 \cdot \text{Gain_T}}{2^{23}} \cdot (T_\text{Raw} + 4 \cdot \text{Offset_T}) + 2^{23}$$
 (delimited to positive number range)

$$T = \frac{Z_T}{2^{23}} \cdot \left(\frac{4 \times SOT_T}{2^{23}} \cdot Z_T + 2^{23}\right) + T_shift$$
 (delimited to positive number range)

Complete:

$$Z_{T} = \left[\left[\frac{\text{Gain_T}}{2^{21}} \cdot \left[T_{\text{Raw}} + 4 \cdot \text{Offset_T} \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{2^{25}-1}^{2^{25}-1}$$
Equation 21

$$T = \left[\frac{Z_T}{2^{23}} \cdot \left[\left[\frac{SOT_T}{2^{21}} \cdot Z_T \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{2^{25}}^{2^{25}-1} + T_shift \right]_0^{2^{24}-1}$$
Equation 22

6.7 External, Extra LDO (LDOctrl) for Applications for > 5.5V

The ZSSC3240 has integrated voltage regulators that generate separate analog and digital ZSSC3240-internal voltages for any valid external supply voltage, V_{DD} (2.7V to 5.5V). For proper ZSSC3240 function, the directly applied supply voltage should not exceed the maximum V_{DD} limit.

The ZSSC3240 also supports applications with higher application-inherent supply voltages greater than 5.5V. The ZSSC3240 provides a voltage regulation signal at the LDOctrl pin and a programmable IC supply, i.e. V_{DD}-level regulation target level, *VDD_ldoctrl_target* in the SSF2 register. The use of an additional external regulator transistor (by means of, for example JFET, depletion MOSFET, or comparable) further improves the power-supply rejection ratio (PSRR); i.e., it reduces effects from the external supply voltage onto the sensor measurement results in addition to the ZSSC3240-internal regulator properties. If the external extra supply regulation is not used or needed, the respective feature should be disabled by *disable_ldoctrl* = 1_{BIN}.

VDD_Id	octrl_target	V Torrect Level	Notes
Bit[1]	Bit[0]	V _{DD} Target Level	Notes
0	0	4.8V	
0	1	5.0V	
1	0	5.2V	Pagemented typical cottings
1	1	5.4V	Recommended, typical settings.

Table 37. IC Supply, VDD Target Level Selection with External Voltage Regulation, External LDO

Recommendation: Use the clamping diode at V_{DD} (to FB for current-loop output configurations or to VSS in all other cases with external LDO as shown by gray dashed line in Figure 24) to ensure over-voltage protection at the initial application power-on. The external transistor, depicted as JFET¹ can be a real JFET type, or, for example, depletion MOSFET and comparable. It must be selected such that the drain-source voltage can be at least $V_{DDext} - 5V$.




Figure 25. LDOctrl Application Topology

Table 38. External LDO Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
C _{ctrl}	Allowed parasitic capacitance at LDOctrl pin	-	150	500	pF
C_{VDD}	Buffer/filter capacitance between V _{DD} and VSS	80	100	120	nF

Depending on the V_{DDext>}5.5V application main supply, different external transistors can be applied, for example BSS169 (Infineon), DN3545N8 (Microchip-Supertex), MMBF4392LT1G (Fairchild), etc.

7. Calibration

Calibration essentially involves collecting raw signal and temperature data from the sensor-ZSSC3240 system for different known sensor-element values (i.e., for a resistive bridge or an absolute voltage source) and temperatures. This raw data can then be processed by the calibration master (assumed to be the user's computer), and the calculated calibration coefficients can then be written to on-chip memory.

Brief overview of the three mains steps involved in calibrating the ZSSC3240:

- 1. Assigning a unique identification to the ZSSC3240. This identification is written to shadow RAM and programmed in NVM. This unique identification can be stored in the two 16-bit registers dedicated to the customer ID. It can be used as an index into a database stored on the calibration PC. This database will contain all the raw values of the connected sensor-element readings and temperature readings for that part, as well as the known sensor-element measurand conditions and temperature to which the sensor-element was exposed.
- 2. Data collection. Data collection involves getting uncorrected (raw) data from the external sensor at different known measurand values and temperatures. Then this data is stored on the calibration master using the unique identification of the device as the index to the database.
- 3. Coefficient calculation and storage in NVM. After enough data points have been collected to calculate all the desired coefficients, the coefficients can be calculated by the calibration master. Then the coefficients can be programmed to the memory.
- 4. *Result.* The sensor signal and the characteristic temperature effect on output will be linearized according to the setup-dependent maximum output range.

It is essential to perform the calibration with a fixed programming setup during the data collection phase.

Strong recommendation: To prevent any accidental misprocessing, keep the sensor front-end NVM setup (registers SSF1, SSF2, SM_config1, SM_config2, extTemp_config1, extTemp_config2) stable during the entire calibration process as well as in the subsequent operation.

Note: A ZSSC3240 calibration only fits the setup used during its calibration. Changes of functional parameters after a successful calibration can decrease the precision and accuracy performance of the ZSSC3240 as well as of the entire application.

8. Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

https://www.idt.com/document/psc/24-vfqfpn-package-outline-drawing-40-x-40-x-085-mm-body05mm-pitchepad-25-x-25-wettable-flank-side

9. Marking Diagram



- 1. Line 1 is the truncated part number.
- 2. Line 2 "YYWW" are the last two digits of the year and week that the part was assembled.
- 3. Line 3 "XXXXX" denotes assembly lot number.

10. Ordering Information

Orderable Part Number	Description and Package	MSL Rating	Carrier Type	Temperature
ZSSC3240CC1B	DICE on 304µm wafer no inking		Wafer Box	-40 to 85°C
ZSSC3240CC2B	DICE on 725µm wafer no inking		Wafer Box	-40 to 85°C
ZSSC3240CC5B	DICE on 304µm wafer with inking		Wafer Box	-40 to 85°C
ZSSC3240CC6B	DICE on 725µm wafer with inking		Wafer Box	-40 to 85°C
ZSSC3240CC3R	4 × 4 mm² 24-QFN	MSL1	13 inch Reel	-40 to 85°C
ZSSC3240CI1B	DICE on 304µm wafer no inking		Wafer Box	-40 to 125°C
ZSSC3240CI2B	DICE on 725µm wafer no inking		Wafer Box	-40 to 125°C
ZSSC3240CI5B	DICE on 304µm wafer with inking		Wafer Box	-40 to 125°C
ZSSC3240CI6B	DICE on 725µm wafer with inking		Wafer Box	-40 to 125°C
ZSSC3240CI3R	4 × 4 mm² 24-QFN	MSL1	13 inch Reel	-40 to 125°C
ZSSC3240CI3W	4 × 4 mm² 24-QFN	MSL1	7 inch Reel	-40 to 125°C
ZSSC3240CL1B	DICE on 304µm wafer no inking, pre-configured for Current-Loop		Wafer Box	-40 to 125°C
ZSSC3240CL3R	4 × 4 mm² 24-QFN, pre-configured for Current-Loop	MSL1	13 inch Reel	-40 to 125°C
ZSSC3240KIT	Modular ZSSC3240 SSC Evaluation Kit including three inte samples, and cable. Software is available for download on			10 24-VFPQFN

11. Glossary

Term	Description
A2D	Analog-to-Digital
ACK	Acknowledge (interface's protocol indicator for successful data/command transfer)
ADC	Analog-to-Digital Converter or Conversion
AGND	Analog-Ground, ZSSC3240-internal VDDA _{int} /2
AZ	Auto-Zero (unspecific)
AZS	Auto-Zero Measurement for (External) Sensor Path
AZT	Auto-Zero Measurement for (External or Internal) Temperature Path
CLK	Clock
DAC	Digital-to-Analog Converter or Conversion
EMC	Electromagnetic Compatibility
EMI	Electromagnetic Immision (Immunity), i.e. immunity on spuriously coupled high-frequency disturbances
EOC	End of Conversion
FSO	Full Scale Output (value in percent relative to the ADC maximum output code; resolution dependent)
LFSR	Linear Feedback Shift Register
LSB	Least Significant Bit
MSB	Most Significant Bit
MSL	Moisture Sensitivity Level
NACK	Not Acknowledge (interface's protocol indicator for unsuccessful data/command transfer)
NVM	Nonvolatile Memory
Op amp	Operating Amplifier
PGA	Programmable Gain Amplifier
POR	Power-On Reset
PPT	Parts-per-Thousand, 1PPT=1/1000
PSRR	Power Supply (Disturbance) Rejection Ratio
PTC	Positive Temperature Coefficient (sensing element)
S	SSC-corrected Sensor Readout / Result
SM	Sensor Measurement
SOT	Second Order Term
SSF	Smart-Sensor Function (specific NVM registers)
Т	SSC-corrected (extra) Temperature Readout / Result
TC	Temperature Coefficient


12. Revision History


Revision Date	Description of Change
Apr.28.21	Description for T _{EXT} corrected
Nov.27.20	Explanations for EOC New product version ZSSC3240CL* pre-configured NVM for current-loop applications Correction of Marking Diagram corrected for "3240C" slots_S corrected to be up to 15 _{DEC} , slots_AZS definition updated Added note, not to apply sensor-open/short diagnostic checks together with Thermopile sensors Corrected Equation 1 Reduced conversion time for internal temp. sensor and typ. SSC-conversion time Added figure and explanation for digital output behavior in cyclic mode
Mar.13.20	Initial release
Jul.14.23	Threshold value correction of V _{high,I2C;} V _{low,I2C} and V _{high,SPI;} V _{low,SPI}


Package Outline Drawing




Package Code:NLG24S1 24-VFQFPN 4.0 x 4.0 x 0.85 mm Body, 0.5mm Pitch PSC-4192-04, Revision: 03, Date Created: Aug 1, 2022







SIDE VIEW



RECOMMENDED LAND PATTERN (PCB Top View, NSMD Design)

NOTES:

- 1. JEDEC compatible.
- 2. All dimensions are in mm and angles are in degrees.
- 3. Use ±0.05 mm for the non-toleranced dimensions.
- 4. Numbers in () are for references only.
- 5. Wettable flank (side plate).

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/