2.5 V / 3.3 V / 5.0 V 1:4 Clock Fanout Buffer

NB3L553

Description

The NB3L553 is a low skew 1-to 4 clock fanout buffer, designed for clock distribution in mind. The NB3L553 specifically guarantees low output-to-output skew. Optimal design, layout and processing minimize skew within a device and from device to device.

Features

- Input/Output Clock Frequency up to 200 MHz
- Low Skew Outputs (35 ps), Typical
- RMS Phase Jitter (12 kHz 20 MHz): 29 fs (Typical)
- Output goes to Three–State Mode via OE
- Operating Range: $V_{DD} = 2.375$ V to 5.25 V
- 5 V Tolerant Input Clock I_{CLK}
- Ideal for Networking Clocks
- Packaged in 8-pin SOIC
- Industrial Temperature Range
- These are Pb-Free Devices





Figure 1. Block Diagram




ON Semiconductor®

www.onsemi.com



*For additional marking information, refer to Application Note AND8002/D.



ORDERING INFORMATION

Device	Package	Shipping [†]
NB3L553DG	SOIC-8 (Pb-Free)	98 Units/Rail
NB3L553DR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel
NB3L553MNR4G	DFN-8 (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NB3L553

Table 1. OE, OUTPUT ENABLE FUNCTION

OE	Function
0	Disable
1	Enable

Table 2. PIN DESCRIPTION

Pin #	Name	Туре	Description
1	V _{DD}	Power	Positive supply voltage (2.375 V to 5.25 V)
2	Q0	(LV)CMOS/(LV)TTL Output	Clock Output 0
3	Q1	(LV)CMOS/(LV)TTL Output	Clock Output 1
4	GND	Power	Negative supply voltage; Connect to ground, 0 V
5	I _{CLK}	(LV)CMOS Input	Clock Input. 5.0 V tolerant
6	Q2	(LV)CMOS/(LV)TTL Output	Clock Output 2
7	Q3	(LV)CMOS/(LV)TTL Output	Clock Output 3
8	OE	(LV)TTL Input	V_{DD} for normal operation. Pin has no internal pullup or pull down resistor for open condition default. Use from 1 to 10 kOhms external resistor to force an open condition default state.
-	EP	Thermal Exposed Pad	(DFN8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V_{DD}	Positive Power Supply	GND = 0 V	-	6.0	V
VI	Input Voltage	OE I _{CLK}	GND = 0 V and V _{DD} = 2.375 V to 5.25 V	$\begin{array}{l} \text{GND}-0.5 \leq V_{I} \leq V_{DD}+0.5 \\ \text{GND}-0.5 \leq V_{I} \leq 5.75 \end{array}$	V
T _A	Operating Temperature Range, Industrial	-	-	\geq -40 to \leq +85	°C
T _{stg}	Storage Temperature Range	-	-	-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8	190 130	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 1)	SOIC-8	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN8	35 to 40	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

Table 4. ATTRIBUTES

Charae	Value	
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 2 kV
Moisture Sensitivity, Indefinite T	Level 1	
Flammability Rating	Oxygen Index: 28 to 34	UL-94 code V-0 @ 0.125 in
Transistor Count	531 Devices	
Meets or Exceeds JEDEC Stand	dard EIA/JESD78 IC Latchup Test	

2. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

NB3L553

Symbol	Characteristic	Min	Тур	Max	Unit
I _{DD}	Power Supply Current @ 135 MHz, No Load	-	25	30	mA
V _{OH}	Output HIGH Voltage – I _{OH} = –16 mA	1.7	-	-	V
V _{OL}	Output LOW Voltage – I _{OL} = 16 mA	-	-	0.4	V
$V_{IH,} I_{CLK}$	Input HIGH Voltage, I _{CLK}	(V _{DD} ÷2)+0.5	-	5.0	V
$V_{IL,} I_{CLK}$	Input LOW Voltage, I _{CLK}	-	-	(V _{DD} ÷2)-0.5	V
$V_{\text{IH},}\text{OE}$	Input HIGH Voltage, OE	1.8	-	V _{DD}	V
V_{IL} OE	Input LOW Voltage, OE	-	-	0.7	V
ZO	Nominal Output Impedance	-	20	-	Ω
CIN	Input Capacitance, I _{CLK} , OE	-	5.0	-	pF
IOS	Short Circuit Current	-	± 28	-	mA

Table 5. DC CHARACTERISTICS (V_{DD} = 2.375 V to 2.625 V, GND = 0 V, T_A = -40^{\circ}C to +85°C) (Note 3)

DC CHARACTERISTICS (V_{DD} = 3.15 V to 3.45 V, GND = 0 V, $T_A = -40^{\circ}C$ to +85°C) (Note 3)

Symbol	Characteristic	Min	Тур	Max	Unit
I _{DD}	Power Supply Current @ 135 MHz, No Load	-	35	40	mA
V _{OH}	Output HIGH Voltage – I _{OH} = -25 mA	2.4	-	-	V
V _{OL}	Output LOW Voltage – I _{OL} = 25 mA	-	-	0.4	V
V _{OH}	Output HIGH Voltage – I _{OH} = –12 mA (CMOS level)	V _{DD} – 0.4	-	-	V
$V_{IH,}$ I _{CLK}	Input HIGH Voltage, I _{CLK}	(V _{DD} ÷2)+0.7	-	5.0	V
V _{IL,} I _{CLK}	Input LOW Voltage, I _{CLK}	-	-	(V _{DD} ÷2)-0.7	V
$V_{\text{IH},}\text{OE}$	Input HIGH Voltage, OE	2.0	-	V _{DD}	V
V_{IL} OE	Input LOW Voltage, OE	0	-	0.8	V
ZO	Nominal Output Impedance	-	20	-	Ω
CIN	Input Capacitance, OE	-	5.0	-	pF
IOS	Short Circuit Current	-	± 50	-	mA

DC CHARACTERISTICS (V_{DD} = 4.75 V to 5.25 V, GND = 0 V, $T_A = -40^{\circ}C$ to +85°C) (Note 3)

Symbol	Characteristic	Min	Тур	Max	Unit
I _{DD}	Power Supply Current @ 135 MHz, - No Load	-	45	85	mA
V _{OH}	Output HIGH Voltage – I _{OH} = -35 mA	2.4	-	-	V
V _{OL}	Output LOW Voltage – I _{OL} = 35 mA	-	-	0.4	V
V _{OH}	Output HIGH Voltage – I _{OH} = –12 mA (CMOS level)	V _{DD} – 0.4	-	-	V
$V_{IH,} I_{CLK}$	Input HIGH Voltage, I _{CLK}	(V _{DD} ÷2) + 1	-	5.0	V
$V_{IL,} I_{CLK}$	Input LOW Voltage, I _{CLK}	-	-	(V _{DD} ÷2) – 1	V
V _{IH,} OE	Input HIGH Voltage, OE	2.0	-	V _{DD}	V
V_{IL} OE	Input LOW Voltage, OE	-	-	0.8	V
ZO	Nominal Output Impedance	-	20	-	Ω
CIN	Input Capacitance, OE	-	5.0	-	pF
IOS	Short Circuit Current	-	± 80	-	mA

NB3L553

Symbol	Characteristic	Min	Тур	Max	Unit
f _{in}	Input Frequency	-	-	200	MHz
t _r /t _f	Output rise and fall times; 0.8 V to 2.0 V	-	1.0	1.5	ns
t _{pd}	Propagation Delay, CLK to Q _n (Note 4)	2.2	3.0	5.0	ns
t _{skew}	Output-to-output skew; (Note 5)	-	35	50	ps
t _{skew}	Device-to-device skew, (Note 5)	-	-	500	ps

AC CHARACTERISTICS; V_{DD} = 3.3 V ±5% (V_{DD} = 3.15 V to 3.45 V, GND = 0 V, T_A = -40°C to +85°C) (Note 3)

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
f _{in}	Input Frequency		-	-	200	MHz
t _{jitter} (φ)	RMS Phase Jitter (Integrated 12 kHz – 20 MHz) (See Figures 2 and 3)	f _{carrier} = 100 MHz	-	18	-	fs
t _r /t _f	Output rise and fall times; 0.8 V to 2.0 V		-	0.6	1.0	ns
t _{pd}	Propagation Delay, CLK to Q _n (Note 4)		2.0	2.4	4.0	ns
t _{skew}	Output-to-output skew; (Note 5)		-	35	50	ps
t _{skew}	Device-to-device skew, (Note 5)		-	-	500	ps

AC CHARACTERISTICS; V_{DD} = 5.0 V ±5% (V_{DD} = 4.75 V to 5.25 V, GND = 0 V, T_A = -40°C to +85°C) (Note 3)

Symbol	Characteristic	Min	Min	Тур	Max	Unit
f _{in}	Input Frequency		-	-	200	MHz
t _{jitter} (φ)	RMS Phase Jitter (Integrated 12 kHz – 20 MHz) (See Figures 2 and 3)	f _{carrier} = 100 MHz	-	29	-	fs
t _r /t _f	Output rise and fall times; 0.8 V to 2.0 V		-	0.3	0.7	ns
t _{pd}	Propagation Delay, CLK to Q _n (Note 4)		1.7	2.5	4.0	ns
t _{skew}	Output-to-output skew; (Note 5)		-	35	50	ps
t _{skew}	Device-to-device skew, (Note 5)		-	-	500	ps

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise hoted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Outputs loaded with external R_L = 33 Ω series resistor and C_L = 15 pF to GND. Duty cycle out = duty in. A 0.01 µF decoupling capacitor should be connected between V_{DD} and GND.
Measured with rail-to-rail input clock
Measured on rising edges at V_{DD} ÷ 2 between any two outputs with equal loading.




Figure 2. Phase Noise Plot at 100 MHz at an Operating Voltage of 3.3 V, Room Temperature

The above plot captured using Agilent E5052A shows Additive Phase Noise of the NB3L553 device measured with an input source generated by Agilent E8663B. The RMS phase jitter contributed by the device (integrated between 12 kHz to 20 MHz; as shown in the shaded area) is 18 fs (RMS Phase Jitter of the input source is 75.40 fs and Output (DUT+Source) is 93.16 fs).





Figure 3. Phase Noise Plot at 100 MHz at an Operating Voltage of 5 V, Room Temperature

The above plot captured using Agilent E5052A shows Additive Phase Noise of the NB3L553 device measured with an input source generated by Agilent E8663B. The RMS phase jitter contributed by the device (integrated between 12 kHz to 20 MHz; as shown in the shaded area) is 29 fs (RMS Phase Jitter of the input source is 75.40 fs and Output (DUT+Source) is 103.85 fs).

ONSEM¹.



DOCUMENT NUMBER:	98AON18658D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DFN8, 2.0X2.0, 0.5MM PITCH		PAGE 1 OF 1		
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi asume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.					

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative