## D Flip Flop, 1.8 V / 2.5 V Differential, with Reset and CML Outputs

### Multi-Level Inputs w/ Internal Termination

#### Description

The NB7V52M is a 10 GHz differential D\_flip-flop\_with a differential asynchronous Reset. The differential D/D, CLK/CLK and R/R inputs incorporate dual internal 50  $\Omega$  termination resistors and will accept LVPECL, CML, LVDS logic levels.

When Clock transitions from logic Low to High, Data will be transferred to the differential CML outputs. The differential Clock inputs allow the NB7V52M to also be used as a negative edge triggered device.

The 16 mA differential CML outputs provide matching internal 50  $\Omega$  termination and produce 400 mV output swings when externally receiver terminated with a 50  $\Omega$  resistor to V<sub>CC</sub>.

The NB7V52M is offered in a low profile 3 mm x 3 mm 16-pin QFN package. The NB7V52M is a member of the GigaComm<sup>TM</sup> family of high performance clock products. Application notes, models, and support documentation are available at www.onsemi.com.


#### Features

- Maximum Input Clock Frequency > 10 GHz
- Maximum Input Data Rate > 10 Gb/s
- Random Clock Jitter < 0.8 ps RMS, Max
- 200 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 1.71$  V to 2.625 V with  $V_{EE} = 0$  V
- Internal 50  $\Omega$  Input Termination Resistors
- QFN-16 Package, 3mm x 3mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb–Free Devices




#### **ON Semiconductor®**

http://onsemi.com



\*For additional marking information, refer to Application Note AND8002/D.



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 2. Pin Configuration (Top View)

#### Table 1. INPUT/OUTPUT SELECT TRUTH TABLE

| R | D | CLK | Q |
|---|---|-----|---|
| Н | х | Х   | L |
| L | L | Z   | L |
| L | Н | Z   | Н |

Z = LOW to HIGH Transition

x = Don't care

| Pin | Name  | I/O                        | Description  |
|-----|-------|----------------------------|--|
| 1   | VTD   | -                          | Internal 50 $\Omega$ Termination Pin for D   |
| 2   | D     | LVPECL, CML,<br>LVDS Input | Noninverted Differential Data Input. (Note 1)  |
| 3   | D     | LVPECL, CML,<br>LVDS Input | Inverted Differential Data Input. (Note 1)   |
| 4   | VTD   | -                          | Internal 50 $\Omega$ Termination Pin for $\overline{D}$  |
| 5   | VTCLK | -                          | Internal 50 $\Omega$ Termination Pin for CLK   |
| 6   | CLK   | LVPECL, CML,<br>LVDS Input | Noninverted Differential Clock Input. (Note 1)   |
| 7   | CLK   | LVPECL, CML,<br>LVDS Input | Inverted Differential Clock Input. (Note 1)  |
| 8   | VTCLK | -                          | Internal 50 $\Omega$ Termination Pin for $\overline{\text{CLK}}$   |
| 9   | VEE   | -                          | Negative Supply Voltage. (Note 2)  |
| 10  | Q     | CML Output                 | Inverted Differential Output   |
| 11  | Q     | CML Output                 | Noninverted Differential Output  |
| 12  | VCC   | -                          | Positive Supply Voltage. (Note 2)  |
| 13  | VTR   | -                          | Internal 50 $\Omega$ Termination Pin for R   |
| 14  | R     | LVPECL, CML,<br>LVDS Input | Noninverted Asynchronous Differential Reset Input. (Note 1)  |
| 15  | R     | LVPECL, CML,<br>LVDS Input | Inverted Asynchronous Differential Reset Input. (Note 1)   |
| 16  | VTR   | -                          | Internal 50 $\Omega$ Termination Pin for $\overline{R}$  |
| _   | EP    | _                          | The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for<br>improved heat transfer out of package. The exposed pad must be attached to a heat-sinking<br>conduit. The pad is electrically connected to the die, and must be electrically and thermally con-<br>nected to VEE on the PC board. |

In the differential configuration when the input termination pins (VTx, VTx) are connected to a common termination voltage or left open, and if no signal is applied on CLK/CLK input, then the device will be susceptible to self–oscillation.
All VCC and VEE pins must be externally connected to a power supply for proper operation.

#### Table 2. ATTRIBUTES

| Characteristics        |                                   | Value                |
|------------------------|-----------------------------------|----------------------|
| ESD Protection         | Human Body Model<br>Machine Model | > 2 kV<br>> 200 V    |
| Moisture Sensitivity   | 16–QFN                            | Level 1              |
| Flammability Rating    | Oxygen Index: 28 to 34            | UL 94 V–0 @ 0.125 in |
| Transistor Count       | 173                               |                      |
| Meets or exceeds JEDEC | C Spec EIA/JESD78 IC Latchup Test |                      |

For additional information, see Application Note AND8003/D.

#### Table 3. MAXIMUM RATINGS

| Symbol               | Parameter  | Condition 1         | Condition 2                    | Rating                       | Unit         |
|----------------------|--|---------------------|--------------------------------|------------------------------|--------------|
| V <sub>CC</sub>      | Positive Power Supply                                      | $V_{EE} = 0 V$      |                                | 3.0                          | V            |
| V <sub>IO</sub>      | Positive Input/Output Voltage                              | $V_{EE} = 0 V$      | $-0.5 \le$ VIO $\le$ VCC + 0.5 | –0.5 to V <sub>CC</sub> +0.5 | V            |
| V <sub>INPP</sub>    | Differential Input Voltage  CLK – CLK ,  D – D ,<br> R – R |                     |                                | 1.89                         | V            |
| I <sub>OUT</sub>     | Output Current Through $R_{TOUT}$ (50 $\Omega$ Resistor)   | Continuous<br>Surge |                                | 34<br>40                     | mA           |
| I <sub>IN</sub>      | Input Current Through $R_{TIN}$ (50 $\Omega$ Resistor)     |                     |                                | ±40                          | mA           |
| T <sub>A</sub>       | Operating Temperature Range                                |                     |                                | -40 to +85                   | °C           |
| T <sub>stg</sub>     | Storage Temperature Range                                  |                     |                                | -65 to +150                  | °C           |
| $\theta_{JA}$        | Thermal Resistance (Junction-to-Ambient)<br>(Note 3)       | 0 lfpm<br>500 lfpm  | QFN-16<br>QFN-16               | 42<br>35                     | °C/W<br>°C/W |
| $\theta_{\text{JC}}$ | Thermal Resistance (Junction-to-Case) (Note 3)             |                     | QFN-16                         | 4                            | °C/W         |
| T <sub>sol</sub>     | Wave Solder Pb-Free  |                     |                                | 265                          | °C           |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

| Symbol | Characteristic                                 |   | Min | Тур      | Max       | Unit |
|--------|--|---|-----|----------|-----------|------|
| POWER  | ER SUPPLY CURRENT                              |   |     |          |           |      |
| Icc    | Power Supply Current (Inputs and Outputs Open) | $\begin{array}{l} V_{CC} = 2.5 \ V \\ V_{CC} = 1.8 \ V \end{array}$ |     | 90<br>70 | 110<br>90 | mA   |

#### CML OUTPUTS

| V <sub>OH</sub> | Output HIGH Voltage (Note 5) | V <sub>CC</sub> = 2.5 V<br>V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> – 30<br>2470<br>1770 | V <sub>CC</sub> – 10<br>2490<br>1790 | V <sub>CC</sub><br>2500<br>1800 | mV |
|-----------------|------------------------------|--|--------------------------------------|--------------------------------------|---------------------------------|----|
| V <sub>OL</sub> | Output LOW Voltage (Note 5)  | V <sub>CC</sub> = 2.5 V                            | V <sub>CC</sub> – 650<br>1850        | V <sub>CC</sub> – 500<br>2000        | V <sub>CC</sub> – 400<br>2100   | mV |
|                 |                              | V <sub>CC</sub> = 1.8 V                            | V <sub>CC</sub> – 600<br>1200        | V <sub>CC</sub> – 450<br>1350        | V <sub>CC</sub> – 350<br>1450   |    |

#### DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Note 6) (Figures 5 and 7)

| V <sub>th</sub>  | Input Threshold Reference Voltage Range (Note 7) | 1000                  | V <sub>CC</sub> – 100 | mV |
|------------------|--|-----------------------|-----------------------|----|
| V <sub>IH</sub>  | Single-Ended Input HIGH Voltage                  | V <sub>th</sub> + 100 | V <sub>CC</sub>       | mV |
| V <sub>IL</sub>  | Single-Ended Input LOW Voltage                   | V <sub>EE</sub>       | V <sub>th</sub> – 100 | mV |
| V <sub>ISE</sub> | Single-Ended Input Voltage (VIH - VIL)           | 200                   | 1200                  | mV |

DIFFERENTIAL D/D, CLK/CLK, R/R INPUTS DRIVEN DIFFERENTIALLY (Figures 6 and 8) (Note 8)

| Differential Input HIGH Voltage   | 1100   |  | V <sub>CC</sub>  | mV  |
|---|--|--|--|---|
| Differential Input LOW Voltage  | V <sub>EE</sub>  |  | V <sub>CC</sub> – 100  | mV  |
| Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )           | 100  |  | 1200   | mV  |
| Input Common Mode Range (Differential Configuration, Note 9)<br>(Figure 10) | 1050   |  | V <sub>CC</sub> – 50   | mV  |
| Input HIGH Current (VT <sub>x</sub> /VT <sub>x</sub> Open)                  | -250   |  | 250  | μΑ  |
| Input LOW Current (VT <sub>x</sub> /VT <sub>x</sub> Open)                   | -250   |  | 250  | μΑ  |
|   | Differential Input LOW Voltage<br>Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )<br>Input Common Mode Range (Differential Configuration, Note 9)<br>(Figure 10)<br>Input HIGH Current (VT <sub>x</sub> /VT <sub>x</sub> Open) | Differential Input LOW Voltage   VEE     Differential Input Voltage (VIHD – VILD)   100     Input Common Mode Range (Differential Configuration, Note 9)   1050     (Figure 10)   -250 | Differential Input LOW Voltage   VEE     Differential Input Voltage (VIHD – VILD)   100     Input Common Mode Range (Differential Configuration, Note 9)   1050     Input HIGH Current (VTx/VTx Open)   -250 | Differential Input LOW Voltage $V_{EE}$ $V_{CC} - 100$ Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )1001200Input Common Mode Range (Differential Configuration, Note 9)<br>(Figure 10)1050 $V_{CC} - 50$ Input HIGH Current (VT_x/VT_x Open)-250250 |

**TERMINATION RESISTORS** 

| R <sub>TIN</sub>  | Internal Input Termination Resistor  | 45 | 50 | 55 | Ω |
|-------------------|--------------------------------------|----|----|----|---|
| R <sub>TOUT</sub> | Internal Output Termination Resistor | 45 | 50 | 55 | Ω |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit

values are applied individually under normal operating conditions and not valid simultaneously.

4. Input and output parameters vary 1:1 with V<sub>CC</sub>. 5. CML outputs loaded with 50  $\Omega$  to V<sub>CC</sub> for proper operation.

V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.

 V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
V<sub>CMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

| Symbol                                 | Characteristic   | Characteristic  |            | Тур        | Max        | Unit   |
|--|--|---|------------|------------|------------|--------|
| f <sub>MAX</sub>                       | Maximum Input Clock Frequency  |   | 10         | 12         |            | GHz    |
| f <sub>DATA MAX</sub>                  | Maximum Input Data Rate (PRBS23)   |   | 10         | 12         |            | Gbps   |
| V <sub>OUTPP</sub>                     | $ \begin{array}{lll} & \mbox{Output Voltage Amplitude (@ V_{INPPmin})} & \mbox{fin} \leq 7 \ \mbox{GHz} \\ & \mbox{(See Figures 3 and 10, Note 11)} & \mbox{fin} \leq 10 \ \mbox{GHz} \\ \end{array} $ |   | 300<br>250 | 400<br>400 |            | mV     |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Propagation Delay to Differential Outputs, @ 1 GHz,<br>Measured at Differential Cross-point  | $\begin{array}{c} CLK/\overline{CLK} \text{ to } Q/\overline{Q} \\ R/\overline{R} \text{ to } Q/\overline{Q} \end{array}$ |            | 200<br>300 | 350<br>600 | ps     |
| t <sub>S</sub>                         | Setup Time (D to CLK)  |   | 40         | 15         |            | ps     |
| t <sub>H</sub>                         | Hold Time (D to CLK)   |   | 50         | 20         |            | ps     |
| t <sub>RR</sub>                        | Reset Recovery   |   | 275        | 200        |            | ps     |
| t <sub>PW</sub>                        | Minimum Pulse Width  | R/R   | 1          |            |            | ns     |
| <b>t</b> JITTER                        | $RJ - Output Random Jitter (Note 12) 	fin \le 10 \text{ GHz}$  |   |            | 0.2        | 0.8        | ps RMS |
| V <sub>INPP</sub>                      | Input Voltage Swing (Differential Configuration) (Note 13)   |   | 100        |            | 1200       | mV     |
| t <sub>r,</sub> , t <sub>f</sub>       | Output Rise/Fall Times @ 1 GHz (20% - 80%),  | Q, <u>Q</u>   | 20         | 35         | 50         | ps     |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10. Measured using a 400 mV V<sub>INPP</sub> source, 50% duty cycle clock source. All output loading with external 50  $\Omega$  to V<sub>CC</sub>. Input edge rates  $\geq$  40 ps (20% – 80%).

11. Output voltage swing is a single-ended measurement operating in differential mode.

12. Additive RMS jitter with 50% duty cycle clock signal.

13. Input voltage swing is a single-ended measurement operating in differential mode.








Figure 3. Clock Output Voltage Amplitude ( $V_{OUTPP}$ ) vs. Input Frequency ( $f_{in}$ ) at Ambient Temperature (Typ)





#### Figure 4. Simplified Input Structure








































Figure 12. Typical Termination for CML Output Driver and Device Evaluation










Figure 15. Standard 50  $\Omega$  Load CML Interface










#### **ORDERING INFORMATION**

| Device        | Package             | Shipping <sup>†</sup> |
|---------------|---------------------|-----------------------|
| NB7V52MMNG    | QFN-16<br>(Pb-free) | 123 Units / Rail      |
| NB7V52MMNHTBG | QFN-16<br>(Pb-free) | 100 / Tape & Reel     |
| NB7V52MMNTXG  | QFN-16<br>(Pb-free) | 3000 / Tape & Reel    |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

# onsemi



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>