# **CMOS MSI**

# **Quad R-S Latches**

# MC14043B, MC14044B

The MC14043B and MC14044B quad R–S latches are constructed with MOS P–Channel and N–Channel enhancement mode devices in a single monolithic structure. Each latch has an independent Q output and set and reset inputs. The Q outputs are gated through three–state buffers having a common enable input. The outputs are enabled with a logical "1" or high on the enable input; a logical "0" or low disconnects the latch from the Q outputs, resulting in an open circuit at the Q outputs.

### Features

- Double Diode Input Protection
- Three-State Outputs with Common Enable
- Outputs Capable of Driving Two Low–power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	–0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



D SUFFIX CASE 751B



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

## **PIN ASSIGNMENT**

#### MC14043B

Q3 [	1●	16	
Q0 [	2	15	] R3
R0 [	3	14	] S3
S0 [	4	13	] NC
E[	5	12	] S2
S1 [	6	11	] R2
R1 [	7	10	] Q2
v <sub>ss</sub> [	8	9	] Q1

MC14044B						
16	] V <sub>DD</sub>					
15	] <u>53</u>					
14	] R3					
13	] Q0					
12	] <u>R2</u>					
11	] <u>52</u>					
10	] Q2					
9	] Q1					
	16 15 14 13 12 11 10					

NC = NO CONNECTION






Figure 2.

				- 5	5°C		25°C		12	5°C	
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage $V_{in} = V_{DD}$ or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	Source	Іон	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	_ _ _	mAdc
Input Current		l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	I	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	_ _ _	1.0 2.0 4.0	_ _ _	0.002 0.004 0.006	1.0 2.0 4.0	_ _ _	30 60 120	μAdc
Total Supply Current (Notes (Dynamic plus Quiescer Per Package) ( $C_L = 50 \text{ pF}$ on all output buffers switching)	nt,	ŀŢ	5.0 10 15			$I_{T} = (1$	.58 μΑ/kHz) .15 μΑ/kHz) .73 μΑ/kHz)	f + I <sub>DD</sub>			μAdc
Three-State Output Leakag	ge	I <sub>TL</sub>	15	-	±0.1	-	±0.0001	±0.1	-	±3.0	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.
To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 


where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF, V = ( $V_{DD} - V_{SS}$ ) in volts, f in kHz is input frequency, and k = 0.004.

## SWITCHING CHARACTERISTICS (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) \text{ C}_L + 32.5 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$	t <sub>TLH</sub>	5.0 10 15		100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.35 \text{ ns/pF}) \text{ C}_{L} + 32.5 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$	t <sub>THL</sub>	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time $t_{PLH} = (0.90 \text{ ns/pF}) \text{ C}_{L} + 130 \text{ ns}$ $t_{PLH} = (0.36 \text{ ns/pF}) \text{ C}_{L} + 57 \text{ ns}$ $t_{PLH} = (0.26 \text{ ns/pF}) \text{ C}_{L} + 47 \text{ ns}$	t <sub>PLH</sub>	5.0 10 15		175 75 60	350 175 120	ns
t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 130 ns t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 57 ns t <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 47 ns	t <sub>PHL</sub>	5.0 10 15	_ _ _	175 75 60	350 175 120	ns
Set, Set Pulse Width	t <sub>W</sub>	5.0 10 15	200 100 70	80 40 30	- - -	ns
Reset, Reset Pulse Width	tw	5.0 10 15	200 100 70	80 40 30	- - -	ns
Three-State Enable/Disable Delay	tpLz, tpHZ, tpZL, tpZH	5.0 10 15		150 80 55	300 160 110	ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.








## THREE-STATE ENABLE/DISABLE DELAYS

Set, Reset, Enable, and Switch Conditions for 3-State Tests

						MC14043B		MC14044B	
Tes	st	Enable	S1	S2	Q	S	R	S	R
t <sub>PZ</sub>	Н	<u></u>	Open	Closed	А	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{DD}$
t <sub>PZ</sub>	L	~	Closed	Open	В	$V_{SS}$	$V_{DD}$	$V_{DD}$	$V_{SS}$
t <sub>PH</sub>	Z	~	Open	Closed	А	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{DD}$
t <sub>PL</sub>	Z	~	Closed	Open	В	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DD}$	V <sub>SS</sub>








Figure 5.

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14043BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14043BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14043BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14043BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

MC14044BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14044BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14044BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.





DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1			
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>