## Power MOSFET 65 A, 24 V N-Channel TO-220, D<sup>2</sup>PAK

### Features


- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DSon</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Pb–Free Packages are Available\*




### ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
24 V	8.4 mΩ @ 10 V	65 A	





### PIN ASSIGNMENT

PIN	FUNCTION
1	Gate
2	Drain
3	Source
4	Drain

# \*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **ORDERING INFORMATION**

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C Unless otherwise specified)

	-		
Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	25	V <sub>dc</sub>
Gate-to-Source Voltage - Continuous	$V_{GS}$	±20	V <sub>dc</sub>
Thermal Resistance – Junction–to–Case Total Power Dissipation @ T <sub>C</sub> = 25°C Drain Current –	${\sf R}_{ heta { m JC}} \ {\sf P}_{\sf D}$	2.0 62.5	°C/W W
Continuous @ $T_C = 25^{\circ}C$ , Chip Continuous @ $T_C = 25^{\circ}C$ , Limited by Package Single Pulse ( $t_p = 10 \ \mu s$ )	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	65 58 160	A A A
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	67 1.86 10	°C/W W A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	120 1.04 7.6	°C/W W A
Operating and Storage Temperature Range	T <sub>J</sub> and T <sub>stg</sub>	–55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 50 V <sub>dc</sub> , V <sub>GS</sub> = 10 V <sub>dc</sub> , I <sub>L</sub> = 11 A <sub>pk</sub> , L = 1 mH, R <sub>G</sub> = 25 $\Omega$ )	E <sub>AS</sub>	60	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds	ΤL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1 in. pad size, (Cu Area 1.127 in<sup>2</sup>).
- When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).

Semiconductor Components Industries, LLC, 2005
 May, 2005 – Rev. 6

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ Unless otherwise specified)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		-	-	-	-	-
Drain-to-Source Breakdown ( $V_{GS} = 0 V_{dc}$ , $I_D = 250 \mu A$ Temperature Coefficient (Pos	V <sub>(BR)DSS</sub>	24 -	27.5 25.5		V <sub>dc</sub> mV/°C	
Zero Gate Voltage Drain Cur $ \begin{pmatrix} V_{DS} = 20 \ V_{dc}, \ V_{GS} = 0 \ V \\ (V_{DS} = 20 \ V_{dc}, \ V_{GS} = 0 \ V \\ \end{pmatrix} $	(dc)	I <sub>DSS</sub>			1.5 10	μA <sub>dc</sub>
Gate-Body Leakage Current (V <sub>GS</sub> = $\pm 20$ V <sub>dc</sub> , V <sub>DS</sub> = 0		I <sub>GSS</sub>	_	_	±100	nA <sub>dc</sub>
ON CHARACTERISTICS (N	ote 3)					
Gate Threshold Voltage (Not $(V_{DS} = V_{GS}, I_D = 250 \ \mu A_c$ Threshold Temperature Coef	lc)	V <sub>GS(th)</sub>	1.0	1.5 4.1	2.0	V <sub>dc</sub> mV/°C
$\begin{array}{l} \mbox{Static Drain-to-Source On-l} \\ (V_{GS} = 4.5 \ V_{dc}, \ I_D = 15 \ A \\ (V_{GS} = 10 \ V_{dc}, \ I_D = 20 \ A_c \\ (V_{GS} = 10 \ V_{dc}, \ I_D = 30 \ A_c \end{array}$	R <sub>DS(on)</sub>	- - -	11.2 8.4 8.2	12.5 10.5 -	mΩ	
Forward Transconductance (Note 3) ( $V_{DS} = 10 V_{dc}$ , $I_D = 15 A_{dc}$ )		9FS	_	27	_	Mhos
DYNAMIC CHARACTERIST	ICS					
Input Capacitance		C <sub>iss</sub>	-	948	1330	pF
Output Capacitance	$(V_{DS} = 20 V_{dc}, V_{GS} = 0 V, f = 1 MHz)$	C <sub>oss</sub>	-	456	640	1
Transfer Capacitance		C <sub>rss</sub>	-	160	225	1
SWITCHING CHARACTERI	STICS (Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	7.0	-	ns
Rise Time	$(V_{GS} = 10 V_{dc}, V_{DD} = 10 V_{dc},$	t <sub>r</sub>	-	53	-	
Turn-Off Delay Time	$I_D = 30 A_{dc}^{A}, R_G = 3 \Omega$	t <sub>d(off)</sub>	-	14	-	
Fall Time		tf	-	10	-	
Gate Charge		QT	-	9.5	-	nC
	$(V_{GS} = 4.5 V_{dc}, I_D = 30 A_{dc}, V_{DS} = 10 V_{dc})$ (Note 3)	Q <sub>1</sub>	-	3.0	-	
		Q <sub>2</sub>	-	4.4	-	
SOURCE-DRAIN DIODE CH	IARACTERISTICS					
Forward On–Voltage		V <sub>SD</sub>	- - -	0.88 1.10 0.80	1.2 - -	V <sub>dc</sub>
Reverse Recovery Time		t <sub>rr</sub>	-	29.1	_	ns
	$(l_{2} - 20 A \cdot M) = 0 M$	ta	-	13.6	-	1
	$(I_{S} = 30 A_{dc}, V_{GS} = 0 V_{dc}, dI_{S}/dt = 100 A/\mu s)$ (Note 3)	t <sub>b</sub>	-	15.5	-	1
		H		+		-

Reverse Recovery Stored

Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


 $Q_{RR}$ 


μC

\_

0.02


\_





versus Gate Resistance









Figure 12. Thermal Response

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTB65N02R	D <sup>2</sup> PAK	50 Units / Rail
NTB65N02RG	D <sup>2</sup> PAK (Pb–Free)	50 Units / Rail
NTB65N02RT4	D <sup>2</sup> PAK	800 / Tape & Reel
NTB65N02RT4G	D <sup>2</sup> PAK (Pb–Free)	800 / Tape & Reel
NTP65N02R	TO-220AB	50 Units / Rail
NTP65N02RG	TO-220AB (Pb-Free)	50 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. GATE	PIN 1. CATHODE	PIN 1. NO CONNECT
2. COLLECTOR	2. DRAIN	2. CATHODE	2. COLLECTOR	2. ANODE	2. CATHODE
3. EMITTER	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. EMITTER	<ol><li>CATHODE</li></ol>	3. ANODE
4. COLLECTOR	4. DRAIN	4. CATHODE	4. COLLECTOR	4. ANODE	4. CATHODE


### MARKING INFORMATION AND FOOTPRINT ON PAGE 2

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	D <sup>2</sup> PAK 3		PAGE 1 OF 2		
ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

### D<sup>2</sup>PAK 3 CASE 418B-04 ISSUE L


### DATE 17 FEB 2015

### GENERIC MARKING DIAGRAM\*



\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	D <sup>2</sup> PAK 3		PAGE 2 OF 2		
ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative