## Renesns

## Low Power Clock Chip for Serverworks HT2400 Servers

## Recommended Application:

Serverworks HT2400-based systems using AMD Opteron processors

## Output Features:

- 7 - Pairs of AMD Low Power K8 Greyhound compliant clocks
- 7 - Pair of SRC/PCI Express* Gen 2 clocks
- 3-14.318 MHz REF clocks including 1 free-running
- 2-48MHz clocks
- 2 - PCI 33 MHz clocks
- 2-25MHz clocks


## Features:

- Spread Spectrum for EMI reduction
- Outputs may be disabled via SMBus
- M/N programming via SMBus
- PCle clocks meet PCle Gen 2.
- Low Power differential outputs


## Functionality

| FS2 | FS1 | FS0 | CPU <br> (MHz) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{Hi}-\mathrm{Z}$ |
| 0 | 0 | 1 | $\mathrm{X} / 6$ |
| 0 | 1 | 0 | 180.00 |
| 0 | 1 | 1 | 220.00 |
| 1 | 0 | 0 | 100.00 |
| 1 | 0 | 1 | 133.33 |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | 200.00 |

## Power Groups

| Pin Number |  | Description |
| :---: | :---: | :---: |
| VDD | GND |  |
| 8 | 11 | 48 MHz Clocks |
| 64 | 61 | 25 MHz Clocks |
| 14 | 17 | 33 MHz PCI Clocks |
| 20 | 21 | Analog Core |
| 36,28 | 35,27 | PCle clocks |
| 55,47 | 54,46 | K8G CPU Clocks |
| 3 | 7 | REF Clocks, Xtal Osc. |

Pin Configuration


## Renesns

Pin Description

| PIN \# | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | X1 | IN | Crystal input, Nominally 14.318 MHz . |
| 2 | X2 | OUT | Crystal output, Nominally 14.318MHz |
| 3 | VDDREF_STB | PWR | Ref, XTAL power supply, nominal 3.3V standby power |
| 4 | REF0_RUN_2x | OUT | 14.318 MHz Free Running XTAL Output. This output runs as long as standby VDD is applied to the part. Default drive is 2 loads. |
| 5 | FS1/REF1_2x | I/O | Frequency select latch input pin / 14.318 MHz reference clock. Default 2 load drive. |
| 6 | FS2/REF2_2x | I/O | Frequency select latch input pin / 14.318 MHz reference clock. Default 2 load drive. |
| 7 | GNDREF | PWR | Ground pin for the REF outputs. |
| 8 | VDD48 | PWR | Power pin for the 48MHz output.3.3V |
| 9 | 48MHz_0_2x | OUT | 48 MHz clock output. Default 2 load drive strength |
| 10 | 48MHz_1_2x | OUT | 48 MHz clock output. Default 2 load drive strength |
| 11 | GND48 | PWR | Ground pin for the 48MHz outputs |
| 12 | SCLK | IN | Clock pin of SMBus circuitry, 5V tolerant. |
| 13 | SDATA | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 14 | VDDPCI | PWR | Power supply for PCI clocks, nominal 3.3V |
| 15 | PCICLKO_2x | OUT | 3.3V PCI clock output. Default 2 load drive strength. |
| 16 | PCICLK1_2x | OUT | 3.3 V PCI clock output. Default 2 load drive strength. |
| 17 | GNDPCI | PWR | Ground pin for the PCI outputs |
| 18 | CLKPWRGD/PD\# | IN | This 3.3V LVTTL input is a level sensitive strobe used to determine when latch inputs are valid and are ready to be sampled. This is an active high input. / Asynchronous active low input pin used to power down the device into a low power state. |
| 19 | GND | PWR | Ground pin. |
| 20 | VDDA | PWR | 3.3V power for the PLL core. |
| 21 | GNDA | PWR | Ground pin for the PLL core. |
| 22 | GND | PWR | Ground pin. |
| 23 | PCIeT_LO | OUT | True clock of 0.8 V differential push-pull PCI _Express pair (no 50ohm resistor to GND needed) |
| 24 | PCleC_L0 | OUT | Complement clock of 0.8 V differential push-pull PCI _Express pair. (no 50ohm resistor to GND needed) |
| 25 | PCleT_L1 | OUT | True clock of 0.8 V differential push-pull PCI_Express pair (no 50ohm resistor to GND needed) |
| 26 | PCleC_L1 | OUT | Complement clock of 0.8 V differential push-pull PCI _Express pair. (no 50ohm resistor to GND needed) |
| 27 | GND | PWR | Ground pin. |
| 28 | VDDPCIe | PWR | Power supply for PCI Express clocks, nominal 3.3V |
| 29 | PCleT_L2 | OUT | True clock of 0.8 V differential push-pull PCI _Express pair (no 50ohm resistor to GND needed) |
| 30 | PCleC_L2 | OUT | Complement clock of 0.8 V differential push-pull PCI _Express pair. (no 50ohm resistor to GND needed) |
| 31 | PCleT_L3 | OUT | True clock of 0.8 V differential push-pull PCI_Express pair (no 50ohm resistor to GND needed) |
| 32 | PCleC_L3 | OUT | Complement clock of 0.8 V differential push-pull PCI _Express pair. (no 50ohm resistor to GND needed) |

## Renesas

Pin Description (continued)

| PIN \# | PIN NAME | TYPE | DESCRIPTION |
| :---: | :--- | :---: | :--- |
| 33 | PCleC_L4 | OUT | Complement clock of 0.8V differential push-pull PCI_Express pair. (no <br> $500 h m ~ r e s i s t o r ~ t o ~ G N D ~ n e e d e d) ~$ |
| 34 | PCleT_L4 | OUT | True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm <br> resistor to GND needed) |
| 35 | GND | PWR | Ground pin. |
| 36 | VDDPCle | PWR | Power supply for PCI Express clocks, nominal 3.3V |
| 37 | PCleC_L5 | OUT | Complement clock of 0.8V differential push-pull PCI_Express pair. (no <br> $50 o h m ~ r e s i s t o r ~ t o ~ G N D ~ n e e d e d) ~$ |
| 38 | PCleT_L5 | OUT | True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm <br> resistor to GND needed) |
| 39 | PCleC_L6 | OUT | Complement clock of 0.8V differential push-pull PCI_Express pair. (no <br> $500 h m ~ r e s i s t o r ~ t o ~ G N D ~ n e e d e d) ~$ |
| 40 | PCleT_L6 | OUT | True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm <br> resistor to GND needed) |
| 41 | GND | PWR | Ground pin. |
| 42 | CPUK8GC_L0 | OUT | Complementary signal of low-power differential push-pull AMD K8 <br> "Greyhound" clock |
| 43 | CPUK8GT_L0 | OUT | True signal of low-power differential push-pull AMD K8 "Greyhound" clock |
| 44 | CPUK8GC_L1 | OUT | Complementary signal of low-power differential push-pull AMD K8 <br> "Greyhound" clock |
| 45 | CPUK8GT_L1 | OUT | True signal of low-power differential push-pull AMD K8 "Greyhound" clock |
| 46 | GND | PWR | Ground pin. |
| 47 | VDDCPU | PWR | Supply for CPU clocks, 3.3V nominal |
| 48 | CPUK8GC_L2 | OUT | Complementary signal of low-power differential push-pull AMD K8 <br> "Greyhound" clock |
| 49 | CPUK8GT_L2 | OUT | True signal of low-power differential push-pull AMD K8 "Greyhound" clock |
| 50 | CPUK8GC_L3 | OUT | Complementary signal of low-power differential push-pull AMD K8 <br> "Grequency select latch input pin / Fixed 25MHz 3.3V clock output. Default 2 <br> load drive |
| 51 | CPUK8GT_L3 | Oreyhound" clock |  |

## Renesns

## General Description

The ICS932S825 is a main clock synthesizer chip that all clocks required by Serverworks HT2400-based servers. An SMBus interface allows full control of the device.

## Block Diagram



Single-ended Terminations (All Single-Ended Outputs)

| Single-ended | Number of | Series Resistor for Proper Termination |
| :---: | :---: | :---: |
| Output Strength | Loads on Board | Zo $=50$ ohms |
| 1 Load | 1 | 33 |
| 2 Load | 1 | 39 |
| (Default) | 2 | 22 |

## Differential Terminations

| Differential | Number of | Series Resistor for Proper Termination |
| :---: | :---: | :---: |
| Output | Loads on Board | Zo = 50 ohms |
| CPUK8Gx | 1 | 33 |
| PCle_Lx | 1 | 33 |

## Renesns

Frequency Selection Table

| Byte 0 |  |  |  |  | $\begin{gathered} \text { CPU } \\ \text { (MHz) } \end{gathered}$ | $\begin{aligned} & \text { SRC } \\ & \text { (MHz) } \end{aligned}$ | $\begin{gathered} \mathrm{PCl} \\ (\mathrm{MHz}) \end{gathered}$ | Spread \% | OverClock Amount |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } 4 \\ \text { SS_EN } \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { Bit } 3 \\ \text { FS3 } \end{array}$ | $\begin{aligned} & \text { Bit2 } \\ & \text { FS2 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Bit1 } \\ \text { FS1 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Bit0 } \\ \text { FSO } \end{array}$ |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | Hi-Z | Hi-Z | Hi-Z | N/A | N/A |
| 0 | 0 | 0 | 0 | 1 | X/4 | X/8 | x/24 | N/A | N/A |
| 0 | 0 | 0 | 1 | 0 | 180.00 | 90.00 | 30.00 | 0 | 0.90 |
| 0 | 0 | 0 | 1 | 1 | 220.00 | 110.00 | 36.67 | 0 | 1.10 |
| 0 | 0 | 1 | 0 | 0 | 100.00 | 100.00 | 33.33 | 0 | 1.00 |
| 0 | 0 | 1 | 0 | 1 | 133.33 | 100.00 | 33.33 | 0 | 1.00 |
| 0 | 0 | 1 | 1 | 0 | Reserved |  |  |  |  |
| 0 | 0 | 1 | 1 | 1 | 200.00 | 100.00 | 33.33 | 0 | 1.00 |
| 0 | 1 | 0 | 0 | 0 | 184.00 | 92.00 | 30.67 | 0 | 0.92 |
| 0 | 1 | 0 | 0 | 1 | 188.00 | 94.00 | 31.33 | 0 | 0.94 |
| 0 | 1 | 0 | 1 | 0 | 192.00 | 96.00 | 32.00 | 0 | 0.96 |
| 0 | 1 | 0 | 1 | 1 | 196.00 | 98.00 | 32.67 | 0 | 0.98 |
| 0 | 1 | 1 | 0 | 0 | 204.00 | 102.00 | 34.00 | 0 | 1.02 |
| 0 | 1 | 1 | 0 | 1 | 208.00 | 104.00 | 34.67 |  | 1.04 |
| 0 | 1 | 1 | 1 | 0 | 212.00 | 106.00 | 35.33 | 0 | 1.06 |
| 0 | 1 | 1 | 1 | 1 | 216.00 | 108.00 | 36.00 | 0 | 1.08 |
| 1 | 0 | 0 | 0 | 0 | Hi-Z | Hi-Z | Hi-Z | N/A | N/A |
| 1 | 0 | 0 | 0 | 1 | X/4 | X/8 | x/24 | N/A | N/A |
| 1 | 0 | 0 | 1 | 0 | 180.00 | 90.00 | 30.00 | -0.5\% | 1.00 |
| 1 | 0 | 0 | 1 | 1 | 220.00 | 110.00 | 36.67 | -0.5\% | 1.00 |
| 1 | 0 | 1 | 0 | 0 | 100.00 | 100.00 | 33.33 | -0.5\% | 1.00 |
| 1 | 0 | 1 | 0 | 1 | 133.33 | 100.00 | 33.33 | -0.5\% | 1.00 |
| 1 | 0 | 1 | 1 | 0 | Reserved |  |  |  |  |
| 1 | 0 | 1 | 1 | 1 | 200.00 | 100.00 | 33.33 | -0.5\% | 1.00 |
| 1 | 1 | 0 | 0 | 0 | 184.00 | 92.00 | 30.67 | -0.5\% | 0.92 |
| 1 | 1 | 0 | 0 | 1 | 188.00 | 94.00 | 31.33 | -0.5\% | 0.94 |
| 1 | 1 | 0 | 1 | 0 | 192.00 | 96.00 | 32.00 | -0.5\% | 0.96 |
| 1 | 1 | 0 | 1 | 1 | 196.00 | 98.00 | 32.67 | -0.5\% | 0.98 |
| 1 | 1 | 1 | 0 | 0 | 204.00 | 102.00 | 34.00 | -0.5\% | 1.02 |
| 1 | 1 | 1 | 0 | 1 | 208.00 | 104.00 | 34.67 | -0.5\% | 1.04 |
| 1 | 1 | 1 | 1 | 0 | 212.00 | 106.00 | 35.33 | -0.5\% | 1.06 |
| 1 | 1 | 1 | 1 | 1 | 216.00 | 108.00 | 36.00 | -0.5\% | 1.08 |

## Renesns

CPU Divider Ratios

|  | Divider (3:2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | 00 |  | 01 |  | 10 |  | 11 | MSB |
|  | 00 | 0000 | 2 | 0100 | 4 | 1000 | 8 | 1100 | 16 |
|  | 01 | 0001 | 3 | 0101 | 6 | 1001 | 12 | 1101 | 24 |
|  | 10 | 0010 | 5 | 0110 | 10 | 1010 | 20 | 1110 | 40 |
|  | 11 | 0011 | 15 | 0111 | 30 | 1011 | 60 | 1111 | 120 |
|  | LSB | Address | Div | Address | Div | Address | Div | Address | Div |

PCI Divider Ratios

|  | Divider (3:2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | 00 |  | 01 |  | 10 |  | 11 | MSB |
|  | 00 | 0000 | 4 | 0100 | 8 | 1000 | 16 | 1100 | 32 |
|  | 01 | 0001 | 3 | 0101 | 6 | 1001 | 12 | 1101 | 24 |
|  | 10 | 0010 | 5 | 0110 | 10 | 1010 | 20 | 1110 | 40 |
|  | 11 | 0011 | 15 | 0111 | 30 | 1011 | 60 | 1111 | 120 |
|  | LSB | Address | Div | Address | Div | Address | Div | Address | Div |

SRC Divider Ratios

|  | Divider (3:2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | 00 |  | 01 |  | 10 |  | 11 | MSB |
|  | 00 | 0000 | 2 | 0100 | 4 | 1000 | 8 | 1100 | 16 |
|  | 01 | 0001 | 3 | 0101 | 6 | 1001 | 12 | 1101 | 24 |
|  | 10 | 0010 | 5 | 0110 | 10 | 1010 | 20 | 1110 | 40 |
|  | 11 | 0011 | 7 | 0111 | 14 | 1011 | 28 | 1111 | 56 |
|  | LSB | Address | Div | Address | Div | Address | Div | Address | Div |

## Renesns

Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3V Core Supply Voltage | VDDA |  | GND +4.5 V | V | 1 |
| 3.3V Logic Input Supply Voltage | VDD |  | GND +4.5 V | V | 1 |
| Storage Temperature | Ts | -50 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Ambient Operating Temp | Tambient | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| Input ESD protection human body model | ESD prot | 2000 |  | V | 1 |

${ }^{1}$ Operation at these extremes is neither implied nor guaranteed

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | Conditions | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $V_{D D}+0.3$ | V | 1 |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {SS }}-0.3$ |  | 0.8 | V | 1 |
| Input High Current | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | -5 |  | 5 | uA | 1 |
| Input Low Current | $\mathrm{I}_{\text {LL1 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 |  |  | uA | 1 |
|  | $\mathrm{I}_{\text {LL2 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text {; Inputs with pull-up }$ resistors | -200 |  |  | uA | 1 |
| Operating Current | $\mathrm{I}_{\text {DD3.30P }}$ | all outputs driven |  |  | 250 | mA |  |
| Powerdown Current | $\mathrm{I}_{\mathrm{DD} 3.3 \mathrm{PD}}$ | all diff pairs Low/Low |  |  | 15 | mA |  |
| Input Frequency ${ }^{3}$ | $\mathrm{F}_{\mathrm{i}}$ | $V_{D D}=3.3 \mathrm{~V}$ |  | 14.318 |  | MHz | 3 |
| Pin Inductance ${ }^{1}$ | $L_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs |  |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {OUt }}$ | Output pin capacitance |  |  | 6 | pF | 1 |
|  | $\mathrm{C}_{\text {INX }}$ | X1 \& X2 pins |  |  | 5 | pF | 1 |
| Clk Stabilization ${ }^{1,2}$ | $\mathrm{T}_{\text {Stab }}$ | From $V_{D D}$ Power-Up or de-assertion of PD\# to 1st clock |  |  | 3 | ms | 1,2 |
| Modulation Frequency |  | Triangular Modulation | 30 |  | 33 | kHz | 1 |
| SMBus Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.7 |  | 5.5 | V | 1 |
| Low-level Output Voltage | $\mathrm{V}_{\text {OL }}$ | @ IPULLUP |  |  | 0.4 | V | 1 |
| Current sinking at $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | $\mathrm{I}_{\text {PULLUP }}$ |  | 4 |  |  | mA | 1 |
| SCLK/SDATA <br> Clock/Data Rise Time ${ }^{3}$ | $\mathrm{T}_{\text {RI2C }}$ | (Max VIL-0.15) to (Min VIH + 0.15) |  |  | 1000 | ns | 1 |
| SCLK/SDATA Clock/Data Fall Time ${ }^{3}$ | $\mathrm{T}_{\text {FI2C }}$ | $\begin{gathered} (\operatorname{Min} \mathrm{VIH}+0.15) \text { to } \\ (\operatorname{Max} \mathrm{VIL}-0.15) \\ \hline \end{gathered}$ |  |  | 300 | ns | 1 |

[^0]
## Renesns

## AC Electrical Characteristics - Low Power Differential PCle Outputs

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{S}}=33.2 \Omega$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rising Edge Slew Rate | $\mathrm{t}_{\text {SLR }}$ | Differential Measurement | 0.5 |  | 2 | $\mathrm{~V} / \mathrm{ns}$ | 1,2 |
| Falling Edge Slew Rate | $\mathrm{t}_{\text {FLR }}$ | Differential Measurement | 0.5 |  | 2 | $\mathrm{~V} / \mathrm{ns}$ | 1,2 |
| Slew Rate Variation | $\mathrm{t}_{\text {SLVAR }}$ | Single-ended Measurement |  |  | 20 | $\%$ | 1 |
| Maximum Output <br> Voltage | $\mathrm{V}_{\text {HIGH }}$ | Includes overshoot |  |  | 1150 | mV | 1 |
| Minimum Output Voltage | $\mathrm{V}_{\text {LOW }}$ | Includes undershoot | -300 |  |  | mV | 1 |
| Differential Voltage <br> Swing | $\mathrm{V}_{\text {SWING }}$ | Differential Measurement | 400 |  |  | mV | 1 |
| Crossing Point Voltage | $\mathrm{V}_{\text {XABS }}$ | Single-ended Measurement | 300 |  | 550 | mV | $1,3,4$ |
| Crossing Point Variation | $\mathrm{V}_{\text {XABSVAR }}$ | Single-ended Measurement |  |  | 140 | mV | $1,3,5$ |
| Duty Cycle | $\mathrm{D}_{\text {CYC }}$ | Differential Measurement | 45 |  | 55 | $\%$ | 1 |
| PCle Jitter - Cycle to <br> Cycle | $\mathrm{PCleJ}_{\mathrm{C2C}}$ | Differential Measurement |  |  | 125 | ps | 1 |
| PCle[6:0] Skew | PCle $_{\text {SKEW }}$ | Differential Measurement |  |  | 250 | ps | 1 |

Notes on Electrical Characteristics:
${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Slew rate measured through Vswing centered around differential zero
${ }^{3}$ Vxabs is defined as the voltage where CLK = CLK\#
${ }^{4}$ Only applies to the differential rising edge (CLK rising and CLK\# falling)
${ }^{5}$ Defined as the total variation of all crossing voltages of CLK rising and CLK\# falling.
${ }^{6}$ All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818 MHz

## PCle Phase Jitter Impact

| Parameter |  | Conditions | Min | Typical | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output phase jitter impact - PCle* Gen1 | $\theta_{\text {PCle } 1}$ | (including PLL BW $1.5-22 \mathrm{MHz}, \mathrm{z}=$ $0.54, \mathrm{Td}=10 \mathrm{~ns}, F t r k=1.5 \mathrm{MHz}$ ) | 0 |  | 108 | ps | 1,2,3,4 |
| Output phase jitter impact - PCle Gen2 | $\theta_{\text {PCle2 }}$ | (including PLL BW5-16 MHz, $8-16 \mathrm{MHz}, \mathrm{z}=0.54, \mathrm{Td}=10 \mathrm{~ns})$ | 0 |  | 3.1 | ps RMS | 1,2,3,4 |

## NOTES:

1. Post processed evaluation through Intel supplied Matlab scripts.
2. PCle* Gen2 filter characteristics are subject to final ratification by PC ISIG. Please check the PCl* SIG for the latest specification.
3. These jitter numbers are defined for a BER of $1 E-12$. Measured numbers at a smaller sample size have to be extrapolated to this $B E R$ target.
4. Guaranteed by design and characterization, not $100 \%$ tested in production.

## Renesns

## AC Electrical Characteristics - Low Power Differential CPU Outputs

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=A M D 64$ Processor Test Load

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crossing Point Variation | $\Delta \mathrm{V}_{\text {cross }}$ | Single-ended Measurement |  |  | 140 | mV | 1 |
| Frequency | f |  | 198.8 |  | 200 | MHz | 2 |
| Long Term Accuracy | ppm |  | -300 |  | 300 | ppm | 3 |
| Rising Edge Slew Rate | $\mathrm{t}_{\text {SLR }}$ | Differential Measurement | 0.5 |  | 10 | V/ns | 4,5 |
| Falling Edge Slew Rate | $\mathrm{t}_{\text {FLR }}$ | Differential Measurement | 0.5 |  | 10 | V/ns | 4,5 |
| CPU Jitter - Cycle to Cycle | $\mathrm{CPUJ}_{\text {c2C }}$ | Differential Measurement |  |  | 150 | ps | 6 |
| CPU Jitter - Accumulated | $\mathrm{CPUJ}_{A C C}$ | Over a 10 uS period | -1 |  | 1 | ns | 7 |
| Maximum Output Voltage | $\mathrm{V}_{\text {HIGH }}$ | Includes overshoot, single-ended measurement |  |  | 1150 | mV | 1 |
| Minimum Output Voltage | $V_{\text {Low }}$ | Includes undershoot, single-ended measurement | -300 |  |  | mV | 1 |
| Differential Voltage Swing Peak-to-Peak | $\mathrm{V}_{\text {DPK-PK }}$ | Differential Measurement | 400 |  | 2400 | mV | 8 |
| Differential Voltage | $\mathrm{V}_{\mathrm{D}}$ | Differential Measurement | 200 |  | 1200 | mV | 9 |
| Change in $\mathrm{V}_{\mathrm{D}} \mathrm{DC}$ cycle-to cycle | $\Delta \mathrm{V}_{\mathrm{D}}$ | Single-ended Measurement | -75 |  | 75 | mV | 10 |
| Duty Cycle | $\mathrm{D}_{\mathrm{CYC}}$ | Differential Measurement | 45 |  | 55 | \% | 11 |
| CPU[6:0] Skew | CPU ${ }_{\text {SKEW10 }}$ | Differential Measurement |  |  | 250 | ps |  |

Notes on Electrical Characteristics (Guaranteed by design and characterization, not 100\% tested in production):
${ }^{1}$ Single-ended measurement at crossing point. Value is max-min over all time. DC value of common mode is not important due to the blocking cap.
${ }^{2}$ Minimum frequency results from $0.5 \%$ down spread.
${ }^{3}$ Measured with spread spectrum off.
${ }^{4}$ This parameter is intended to qive quidance for simulation.
${ }^{5}$ Differential measurement through the range of $+/-100 \mathrm{mV}$
${ }^{6}$ Between any two adjacent cycles.
${ }^{7}$ Accumulated over a 10 uS time periode, measured with JIT2 TIE at 50ps interval.
${ }^{8} \mathrm{~V}_{\text {DPK-PK }}$ is the overall magnitude of the differential signal.
${ }^{9} V_{\text {DMIN }}$ is the amplitude of the ring-back differential measurement, guaranteed by design, that ring-back will not cross 0 V $\mathrm{V}_{\mathrm{D}} . \mathrm{V}_{\text {DMAX }}$ is the largest amplitude allowed.
${ }^{10}$ The difference in magnitude of two adjacent $V_{D D C}$ measurements. $V_{D D C}$ is the stable post overshoot and ring-back part
${ }^{11}$ Defined as tHIGH/tCYCLE

## Renesns

Electrical Characteristics - 33 MHz PCICLK, 25MHz Outputs
$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; VDD $=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI Long Accuracy | ppm | see Tperiod min-max values | -300 |  | 300 | ppm | 1,2 |
| PCI Clock period | $\mathrm{T}_{\text {period }}$ | 33.33 MHz output nominal | 29.9910 |  | 30.0090 | ns | 2 |
|  |  | 33.33 MHz output spread | 29.9910 |  | 30.1598 | ns | 2 |
| 25MHz Long Accuracy | ppm | see Tperiod min-max values | -50 |  | 50 | ns | 2 |
| 25MHz Clock period | $\mathrm{T}_{\text {period }}$ | 25 MHz output nominal |  | 40 |  | ns | 2 |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V | 1 |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.55 | V | 1 |
| Output High Current | $\mathrm{IOH}^{\text {O}}$ | $\mathrm{V}_{\text {OH }} @ \mathrm{MIN}=1.0 \mathrm{~V}$ | -33 |  |  | mA | 1 |
|  |  | $\mathrm{V}_{\mathrm{OH}}$ @ MAX $=3.135 \mathrm{~V}$ |  |  | -33 | mA | 1 |
| Output Low Current | loL | $\mathrm{V}_{\text {OL }} @ \mathrm{MIN}=1.95 \mathrm{~V}$ | 30 |  |  | mA | 1 |
|  |  | $\mathrm{V}_{\mathrm{OL}}$ @ MAX $=0.4 \mathrm{~V}$ |  |  | 38 | mA | 1 |
| Edge Rate | ¢V/ $/ \mathrm{t}$ | Rising edge rate | 1 |  | 4 | $\mathrm{V} / \mathrm{ns}$ | 1 |
| Edge Rate | $\delta \mathrm{V} / \delta \mathrm{t}$ | Falling edge rate | 1 |  | 4 | $\mathrm{V} / \mathrm{ns}$ | 1 |
| Duty Cycle | $\mathrm{d}_{\text {t1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 |  | 55 | \% | 1 |
| PCI Skew | $\mathrm{t}_{\text {sk1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 250 | ps | 1 |
| 25MHz Skew | $\mathrm{t}_{\text {sk1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 250 | ps | 1 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 250 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818 MHz

## Electrical Characteristics - 48MHz

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Long Accuracy | ppm | see Tperiod min-max values | -100 |  | 100 | ppm | 1,2 |
| Clock period | $\mathrm{T}_{\text {period }}$ | 48.00 MHz output nominal | 20.8257 |  | 20.8340 | ns | 2 |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V | 1 |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.55 | V | 1 |
| Output High Current | $\mathrm{I}_{\text {OH }}$ | $\mathrm{V}_{\text {OH }}$ @ $\mathrm{MIN}=1.0 \mathrm{~V}$ | -33 |  |  | mA | 1 |
|  |  | $\mathrm{V}_{\mathrm{OH}} @ \mathrm{MAX}=3.135 \mathrm{~V}$ |  |  | -33 | mA | 1 |
| Output Low Current | $\mathrm{l}_{\mathrm{OL}}$ | $\mathrm{V}_{\text {OL }} @ \mathrm{MIN}=1.95 \mathrm{~V}$ | 30 |  |  | mA | 1 |
|  |  | $\mathrm{V}_{\mathrm{OL}}$ @ MAX $=0.4 \mathrm{~V}$ |  |  | 38 | mA | 1 |
| Edge Rate | ¢V/8t | Rising edge rate | 1 |  | 2 | $\mathrm{V} / \mathrm{ns}$ | 1 |
| Edge Rate | SV/ $\delta \mathrm{t}$ | Falling edge rate | 1 |  | 2 | $\mathrm{V} / \mathrm{ns}$ | 1 |
| Duty Cycle | $\mathrm{d}_{\text {t1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 |  | 55 | \% | 1 |
| Group Skew | $\mathrm{t}_{\text {sk1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 250 | ps | 1 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\mathrm{jgyc} \text {-cyc }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 250 | ps | 1 |

[^1]
## Renesns

## Electrical Characteristics - REF-14.318MHz

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Long Accuracy | ppm | see Tperiod min-max values | -300 |  | 300 | ppm | 1 |
| Clock period | $\mathrm{T}_{\text {period }}$ | 14.318 MHz output nominal | 69.8270 |  | 69.8550 | ns | 2 |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V | 1 |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.4 | V | 1 |
| Output High Current | $\mathrm{IOH}_{\mathrm{OH}}$ | $\begin{array}{cc} \hline \mathrm{V}_{\text {он }} @ \mathrm{MIN}=1.0 \mathrm{~V}, & \mathrm{~V} \\ \text { он } @ \mathrm{MAX}=3.135 \mathrm{~V} & \\ \hline \end{array}$ | -29 |  | -23 | mA | 1 |
| Output Low Current | loL | $\begin{array}{cc} \hline \mathrm{V}_{\mathrm{OL}} @ \mathrm{MIN}=1.95 \mathrm{~V}, & \mathrm{~V}_{\mathrm{OL}} \\ @ \mathrm{MAX}=0.4 \mathrm{~V} & \\ \hline \end{array}$ | 29 |  | 27 | mA | 1 |
| Edge Rate | $\delta \mathrm{V} / \mathrm{t}$ | Rising edge rate | 1 |  | 2 | $\mathrm{V} / \mathrm{ns}$ | 1 |
| Edge Rate | $\delta \mathrm{V} / \delta \mathrm{t}$ | Falling edge rate | 1 |  | 2 | V/ns | 1 |
| Skew | $\mathrm{t}_{\text {sk } 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 500 | ps | 1 |
| Duty Cycle | $\mathrm{d}_{\text {t1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 |  | 55 | \% | 1 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 1000 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818 MHz

## Renesns

## General SMBus serial interface information

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 ${ }_{(\mathrm{h})}$
- ICS clock will acknowledge
- Controller (host) sends the begining byte location $=\mathrm{N}$
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit


## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 ${ }_{(\mathrm{h})}$
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 ${ }_{(h)}$
- ICS clock will acknowledge
- ICS clock will send the data byte count $=X$
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte $X$ (if $X_{(h)}$ was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  | ICS (Slave/Receiver) |  |
| T | starT bit |  |  |
| Slave Address D2 ${ }_{(\mathrm{h})}$ |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| RT | Repeat starT |  |  |
| Slave Address D3 ${ }_{(\mathrm{h})}$ |  |  |  |
| RD | ReaD |  |  |
|  |  |  | ACK |
|  |  |  |  |
|  |  |  | ta Byte Count = X |
| ACK |  |  |  |
|  |  |  | Beginning Byte N |
| ACK |  |  |  |
|  |  |  | $\bigcirc$ |
|  | $\bigcirc$ |  | $\bigcirc$ |
|  | $\bigcirc$ | $\stackrel{0}{0}$ | $\bigcirc$ |
| $\bigcirc$ |  | $\times$ |  |
|  |  |  | Byte N+X-1 |
| N | Not acknowledge |  |  |
| P | stoP bit |  |  |

## Renesns

SMBus Table: Frequency Select and Spread Control Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 6 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 5 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 4 | - | SS_EN | Spread Spectrum Enable | RW | See CPU Frequency Select Table |  | Latched |
| Bit 3 | - | FS3 | Freq Select Bit 3 | RW |  |  | 0 |
| Bit 2 | - | FS2 | Freq Select Bit 2 | RW |  |  | Latched |
| Bit 1 | - | FS1 | Freq Select Bit 1 | RW |  |  | Latched |
| Bit 0 | - | FS0 | Freq Select Bit 0 | RW |  |  | Latched |

SMBus Table: Output Control Register

| Byte 1 | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 6 | REF2 | Output Enable | RW | $\mathrm{Hi}-\mathrm{Z}$ | Enable | 1 |
| Bit 6 | 5 | REF1 | Output Enable | RW | $\mathrm{Hi}-\mathrm{Z}$ | Enable | 1 |
| Bit 5 | 4 | REF0_RUN | Output Enable | RW | Disable (Low) | Enable | 1 |
| Bit 4 | 17 | PCICLK1 | Output Enable | RW | Disable (Low) | Enable | 1 |
| Bit 3 | 16 | PCICLK0 | Output Enable | RW | Disable (Low) | Enable | 1 |
| Bit 2 | - | Reserved | Reserved | RW | Reserved | Reserved | 1 |
| Bit 1 | 10 | $48 \mathrm{MHz}_{1} 1$ | Output Enable | RW | Disable (Low) | Enable | 1 |
| Bit 0 | 9 | $48 \mathrm{MHz}_{2} 0$ | Output Enable | RW | Disable (Low) | Enable | 1 |

SMBus Table: Output Control Register

| Byte 2 | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 6 | 59/58 | CPUK8G_L(6) |  | RW | Disable | Enable | 1 |
| Bit 5 | 57/56 | CPUK8G_L(5) |  | RW | Disable | Enable | 1 |
| Bit 4 | 53/52 | CPUK8G_L(4) | When Disabled | RW | Disable | Enable | 1 |
| Bit 3 | 51/50 | CPUK8G_L(3) |  | RW | Disable | Enable | 1 |
| Bit 2 | 47/46 | CPUK8G_L(2) |  | RW | Disable | Enable | 1 |
| Bit 1 | 45/44 | CPUK8G_L(1) | CPUK8GC_L = 0 | RW | Disable | Enable | 1 |
| Bit 0 | 43/42 | CPUK8G_L(0) |  | RW | Disable | Enable | 1 |

SMBus Table: Output Control Register

| Byte | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 6 | 40/39 | PCle_L6 |  | RW | Disable | Enable | 1 |
| Bit 5 | 38/37 | PCle_L5 |  | RW | Disable | Enable | 1 |
| Bit 4 | 33/34 | PCle_L4 |  | RW | Disable | Enable | 1 |
| Bit 3 | 31/32 | PCle_L3 |  | RW | Disable | Enable | 1 |
| Bit 2 | 29/30 | PCle_L2 | PCoC ${ }^{\text {- }} 0$ | RW | Disable | Enable | 1 |
| Bit 1 | 25/26 | PCle_L1 | PCleC_L = 0 | RW | Disable | Enable | 1 |
| Bit 0 | 23/24 | PCle_LO |  | RW | Disable | Enable | 1 |

## Renesns

SMBus Table: Drive Strength Control Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 6 | REF2 | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 6 | 5 | REF1 | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 5 | 4 | REF0_RUN | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 4 | 17 | PCICLK1 | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 3 | 16 | PCICLK0 | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 2 | 11 | 48 MHz _2 | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 1 | 10 | 48 MHz -1 | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 0 | 9 | $48 \mathrm{MHz}=0$ | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |

SMBus Table: Drive Strength Control Register

| Byte 5 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 62 | $25 M H z \_1$ | Output Enable | RW | Low | Enable | 1 |
| Bit 6 | 63 | $25 M H z \_0$ | Output Enable | RW | Hi-Z | Enable | 1 |
| Bit 5 | 62 | $25 M H z \_1$ | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 4 | 63 | $25 M H z \_0$ | Drive Strength Select | RW | 1 Load | 2 Loads | 1 |
| Bit 3 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 2 | - | VDIFF2 | VDIFF MSB | RW |  | 1 |  |
| Bit 1 | - | VDIFF1 | VDIFF Select Bit 0 | RW | See VDIFF Select Table | 0 |  |
| Bit 0 | - | VDIFF0 | VDIFF LSB | RW |  |  | 1 |

SMBus Table: Device ID Register

| Byte 6 | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | DevID 7 | Device ID MSB | R | - | - | 0 |
| Bit 6 | - | DevID 6 | Device ID 6 | R | - | - | 0 |
| Bit 5 | - | DevID 5 | Device ID 5 | R | - | - | 1 |
| Bit 4 | - | DevID 4 | Device ID4 | R | - | - | 0 |
| Bit 3 | - | DevID 3 | Device ID3 | R | - | - | 0 |
| Bit 2 | - | DevID 2 | Device ID2 | R | - | - | 1 |
| Bit 1 | - | DevID 1 | Device ID1 | R | - | - | 0 |
| Bit 0 | - | DevID 0 | Device ID LSB | R | - | - | 1 |

SMBus Table: Vendor ID Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | RID3 | Revision ID | R | - | - | 0 |
| Bit 6 | - | RID2 |  | R | - | - | 0 |
| Bit 5 | - | RID1 |  | R | - | - | 0 |
| Bit 4 | - | RID0 |  | R | - | - | 1 |
| Bit 3 | - | VID3 | VENDOR ID(0001 = ICS) | R | - | - | 0 |
| Bit 2 | - | VID2 |  | R | - | - | 0 |
| Bit 1 | - | VID1 |  | R | - | - | 0 |
| Bit 0 | - | VID0 |  | R | - | - | 1 |

## Renesns

SMBus Table: Byte Count Register

|  | Pin \# | Name | Control Function | Type | 0 0 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | BC7 | Byte Count Programming b(7:0) | RW | Writing to this register will configure how many bytes will be read back, default is 9 bytes. | 0 |
| Bit 6 | - | BC6 |  | RW |  | 0 |
| Bit 5 | - | BC5 |  | RW |  | 0 |
| Bit 4 | - | BC4 |  | RW |  | 0 |
| Bit 3 | - | BC3 |  | RW |  | 1 |
| Bit 2 | - | BC2 |  | RW |  | 0 |
| Bit 1 | - | BC1 |  | RW |  | 0 |
| Bit 0 | - | BC0 |  | RW |  | 1 |

SMBus Table: Reserved Register

| Byte 9 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 6 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 5 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 4 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 3 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 2 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 1 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |
| Bit 0 | - | Reserved | Reserved | RW | Reserved | Reserved | 0 |

SMBus Table: M/N Programming Enable

| Byte 10 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | M/N_EN | CPU PLL M/N Programming <br> Enable | RW | Disable | Enable | 0 |
| Bit 6 | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 5 | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 4 | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 3 | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 2 | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 1 | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 0 | - | Reserved | Reserved | RW | - | - | 0 |

## Renesns

Bytes 11:14 are Reserved Registers
SMBus Table: CPU Frequency Control Register

| Byt | Pin \# | Name | Control Function | Type | $0-1$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | N Div8 | N Divider Prog bit 8 | RW | The decimal representation of M and N Divier in Byte 11 and 12 will configure the CPU VCO frequency. <br> Default at power up $=$ latchin or Byte 0 Rom table. VCO <br> Frequency $=14.318 \mathrm{x}$ <br> $[\operatorname{NDiv}(9: 0)+8] /[\operatorname{MDiv}(5: 0)+2]$ | X |
| Bit 6 | - | N Div9 | N Divider Prog bit 9 | RW |  | X |
| Bit 5 | - | M Div5 | M Divider Programming bit (5:0) | RW |  | X |
| Bit 4 | - | M Div4 |  | RW |  | X |
| Bit 3 | - | M Div3 |  | RW |  | X |
| Bit 2 | - | M Div2 |  | RW |  | X |
| Bit 1 | - | M Div1 |  | RW |  | X |
| Bit 0 | - | M Div0 |  | RW |  | X |

SMBus Table: CPU Frequency Control Register

|  | Pin \# | Name | Control Function | Type | 0 0 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | N Div7 | N Divider Programming Byte12 bit(7:0) and Byte11 bit(7:6) | RW | The decimal representation of M and N Divier in Byte 11 and 12 will configure the | X |
| Bit 6 | - | N Div6 |  | RW |  | X |
| Bit 5 | - | N Div5 |  | RW |  | X |
| Bit 4 | - | N Div4 |  | RW |  | X |
| Bit 3 | - | N Div3 |  | RW | Default at power up = latch- | X |
| Bit 2 | - | N Div2 |  | RW | $-\begin{gathered} \text { in or Byte } 0 \text { Rom table. VCO } \\ \text { Frequency }=14.318 x \\ {[\mathrm{NDiv}(9: 0)+8] /[\operatorname{MDiv}(5: 0)+2]} \end{gathered}$ | X |
| Bit 1 | - | N Div1 |  | RW |  | X |
| Bit 0 | - | N Div0 |  | RW |  | X |

SMBus Table: CPU Spread Spectrum Control Register

| Byt | Pin \# | Name | Control Function | Type | 0 0 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | SSP7 | Spread Spectrum Programming bit(7:0) | RW | These Spread Spectrum bits in Byte 13 and 14 will program the spread pecentage of CPU | X |
| Bit 6 | - | SSP6 |  | RW |  | X |
| Bit 5 | - | SSP5 |  | RW |  | X |
| Bit 4 | - | SSP4 |  | RW |  | X |
| Bit 3 | - | SSP3 |  | RW |  | X |
| Bit 2 | - | SSP2 |  | RW |  | X |
| Bit 1 |  | SSP1 |  | RW |  | X |
| Bit 0 |  | SSP0 |  | RW |  | X |

## Renesns

SMBus Table: CPU Spread Spectrum Control Register

| Byt | Pin \# | Name | Control Function | Type | 0 0 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | R | - - | 0 |
| Bit 6 | - | SSP14 | Spread Spectrum Programming bit(14:8) | RW | These Spread Spectrum bits in Byte 13 and 14 will program the spread pecentage of CPU | X |
| Bit 5 | - | SSP13 |  | RW |  | X |
| Bit 4 | - | SSP12 |  | RW |  | X |
| Bit 3 | - | SSP11 |  | RW |  | X |
| Bit 2 | - | SSP10 |  | RW |  | X |
| Bit 1 | - | SSP9 |  | RW |  | X |
| Bit 0 | - | SSP8 |  | RW |  | X |

SMBus Table: Programmable Output Divider Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | CPUDiv3 | CPU Divider Ratio Programming Bits | RW | See CPU Divider Ratios Table |  | X |
| Bit 6 | - | CPUDiv2 |  | RW |  |  | X |
| Bit 5 | - | CPUDiv1 |  | RW |  |  | X |
| Bit 4 | - | CPUDiv0 |  | RW |  |  | X |
| Bit 3 | - | Reserved | Reserved | R | - | - | 0 |
| Bit 2 | - | Reserved | Reserved | R | - | - | 0 |
| Bit 1 | - | Reserved | Reserved | R | - | - | 0 |
| Bit 0 | - | Reserved | Reserved | R | - | - | 0 |

## SMBus Table: Programmable Output Divider Register



SMBusTable: Reserved Regsiter
Byte 21 is reserved do not write this register!

## Renesns

## Shared Pin Operation Input/Output Pins

The $1 / O$ pins designated by (input/output) on the ICS932S825 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.


Fig. 1

## Renesns


6.10 mm . Body, 0.50 mm . Pitch TSSOP
( 240 mil ) ( 20 mil )

| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | -- | 1.20 | -- | . 047 |
| A1 | 0.05 | 0.15 | . 002 | . 006 |
| A2 | 0.80 | 1.05 | . 032 | . 041 |
| b | 0.17 | 0.27 | . 007 | . 011 |
| c | 0.09 | 0.20 | . 0035 | . 008 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 8.10 BASIC |  | 0.319 BASIC |  |
| E1 | 6.00 | 6.20 | . 236 | . 244 |
| e | 0.50 BASIC |  | 0.020 BASIC |  |
| L | 0.45 | 0.75 | . 018 | . 030 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| a | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 | -- | . 004 |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 64 | 16.90 | 17.10 | .665 | .673 |

Reference Doc.: JEDEC Publication 95, MO-153
10-0039

## Ordering Information

## 932S825yGLFT

Example:


## renesns

Revision History

| Rev. | Issue Date | Description | Page \# |
| :---: | :---: | :--- | :---: |
| 1. Updated Electrical Characteristics. |  |  |  |
| 2. Going to Preliminary. |  |  |  |
| A | $2 / 28 / 2007$ | 3. Updated Idd to reflect low power outputs |  |
| B | $9 / 11 / 2007$ | 1. Updated pin description | Various |
| C | $9 / 12 / 2007$ | 1. Updated quantity of PCIEX outputs listed under "Output Features" | 2,3 |
| D | $10 / 25 / 2007$ | 1. Corrected CPU/SRC/PCI PLL control bytes to B(15:18) from B(11:14) <br> 2. Changed pin names to indicate default drive strength. NO silicon changes. <br> 3. Corrected Byte 0 SS_EN and FS3 reference in FS table. <br> 4. Simplified the Terminations Table.. <br> 5. Release to Final | $1,2,3,4,5$, |
| E | $12 / 14 / 2007$ | Updated SMBus serial Interface Information | 16,17 |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Disclaimer Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ See timing diagrams for timing requirements.
    ${ }^{3}$ Input frequency should be measured at the REFOUT pin and tuned to ideal 14.31818 MHz to meet ppm frequency accuracy on PLL outputs.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818 MHz

