PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

DATASHEET

The MPC9449 is a 3.3 V or 2.5 V compatible, 1:15 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 200 MHz and output skews less than 200 ps the device meets the needs of the most demanding clock applications.

Features

- 15 LVCMOS compatible clock outputs
- Two selectable LVCMOS and one differential LVPECL compatible clock inputs
- Selectable output frequency divider (divide-by-one and divide-by-two)
- · Maximum clock frequency of 200 MHz
- Maximum clock skew of 200 ps
- · High-impedance output control
- 3.3 V or 2.5 V power supply
- Drives up to 30 series terminated clock lines
- Ambient temperature range –40°C to +85°C
- 52-lead LQFP packaging, Pb-free
- Supports clock distribution in networking, telecommunication and computing applications
- Pin and function compatible to MPC949
- For functional replacement use 8T49N285A

Functional Description

The MPC9449 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 200 MHz. The device has 15 identical outputs, organized in four output banks. Each output bank provides a retimed or frequency divided copy of the input signal with a near zero skew. The output

buffer supports driving of 50 Ω terminated transmission lines on the incident edge: each output is capable of driving either one parallel terminated or two series terminated transmission lines.

Two selectable LVCMOS compatible clock inputs are available. This feature supports redundant differential clock sources. In addition, the MPC9449 accepts one differential PECL clock signal. The DSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the four output banks. Applying the OE control will force the outputs into high-impedance mode.

All inputs have an internal pull-up or pull-down resistor preventing unused and open inputs from floating. The device supports a 2.5 V or 3.3 V power supply and an ambient temperature range of -40° C to $+85^{\circ}$ C. The MPC9449 is pin and function compatible but performance-enhanced to the MPC949. The device is packaged in a 52-lead LQFP package.

3.5 V/2.5 V 1:15
PECL/LVCMOS
CLOCK FANOUT BUFFER



AE SUFFIX 52-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 848D-03






Figure 1. MPC9449 Logic Diagram




Figure 2. PC9449 52-Lead Package Pinout (Top View)



Table 1. Function Table

Control	Default	0	1
PCLK_SEL	0	LVCMOS clock input selected (CCLK0 or CCLK1)	PCLK differential input selected
CCLK_SEL	0	CCLK0 selected	CCLK1 selected
DSELA, DSELB, DSELC, DSELD	0 0 0 0	÷1	÷2
MR/OE	1	Outputs enabled	Outputs disabled (high impedance)

Table 2. Pin Configuration

Pin	I/O	Туре	Function
PCLK, PCLK	Input	LVPECL	Differential LVPECL clock input
CCLK0, CCLK1	Input	LVCMOS	LVCMOS clock inputs
PCLK_SEL	Input	LVCMOS	LVPECL clock input select
CCLK_SEL	Input	LVCMOS	LVCMOS clock input select
DSELA, DSELB, DSELC, DSELD	Input	LVCMOS	Clock divider selection
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate)
QA0-1, QB0-2, QC0-3, QD0-5	Output	LVCMOS	Clock outputs
GND	Supply	Ground	Negative power supply (GND)
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core. All V _{CC} pins must be connected to the positive power supply for correct operation

Table 3. General Specifications

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V_{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		12		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 4. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.8	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} +0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} +0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
T _S	Storage Temperature	-65	125	°C	

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.



Table 5. DC Characteristics (V_{CC} = $3.3 \text{ V} \pm 5\%$, T_A = -40°C to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{IH}	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage			0.8	V	LVCMOS
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -24 \text{ mA}^{(1)}$
V _{PP}	Peak-to-Peak Input Voltage PCLK, PCLK	250			mV	LVPECL
V _{CMR} ⁽²⁾	Common Mode Range PCLK, PCLK	1.0		V _{CC} -0.6	V	LVPECL
V_{OL}	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
Z _{OUT}	Output Impedance		14 – 17		Ω	
I _{IN}	Input Current			±200	μА	$V_{IN} = V_{CC}$ or GND
I _{CCQ}	Maximum Quiescent Supply Current			10	mA	All V _{CC} Pins

^{1.} The MPC9449 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

Table 6. AC Characteristics $(V_{CC} = 3.3 \text{ V} \pm 5\%, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C})^{(1)}$

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{PP}	Peak-to-Peak Input Voltage PCLK, PCLK	400		1000	mV	LVPECL
V _{CMR} ⁽²⁾	Common Mode Range PCLK, PCLK	1.0		V _{CC} -0.6	V	LVPECL
f _{max}	Output Frequency	0		200	MHz	
f _{ref}	Input Frequency	0		200	MHz	
t _{P, REF}	Reference Input Pulse Width	1.5			ns	
t _r , t _f	CCLK0, CCLK1 Input Rise/Fall Time			1.0	ns	0.8 to 2.0 V
t _{sk(O)}	Output-to-Output Skew Qa outputs Qb outputs Qc outputs Qd outputs Same Frequency All outputs			50 50 50 100 200	ps ps ps ps ps	
	Different Frequencies All outputs			300	ps	
$t_{sk(PP)}$	Device-to-Device Skew		2.5		ns	
$t_{sk(P)}$	Output Pulse Skew			250	ps	DC _{REF} = 50%
t _{PLH} , _{HL}	Propagation Delay CCLK0 or CCLK1 to any Q PCLK to any Q	1.0 1.0	3.0 3.0	5.0 5.0	ns ns	
t _{PLZ, HZ}	Output Disable Time OE to any Q			11	ns	
t _{PZL, LZ}	Output Enable Time OE to any Q			11	ns	
t _r , t _f	Output Rise/Fall Time ⁽³⁾	0.1		1.0	ns	0.55 to 2.4 V
t _{JIT(CC)}	Cycle-to-Cycle Jitter RMS (1 σ)		TBD		ps	

^{1.} AC characteristics apply for parallel output termination of 50 Ω to V $_{TT}.$

^{2.} V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

^{2.} V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts propagation delay.

^{3.} An input rise/fall time greater than that specified may be used, but AC characteristics are not guaranteed under such a condition.



Table 7. DC Characteristics (V_{CC} = 2.5 V ± 5%, T_A = -40°C to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{IH}	Input High Voltage	1.7		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage	-0.3		0.7	V	LVCMOS
V _{PP}	Peak-to-Peak Input Voltage PCLK, PCLK	250			mV	LVPECL
V _{CMR} ⁽¹⁾	Common Mode Range PCLK, PCLK	1.0		V _{CC} -0.6	V	LVPECL
V _{OH}	Output High Voltage	1.8			V	$I_{OH} = -15 \text{ mA}^{(2)}$
V _{OL}	Output Low Voltage			0.6	V	I _{OL} = 15 mA
Z _{OUT}	Output Impedance		17-20		Ω	
I _{IN}	Input Current ⁽³⁾			±200	μА	$V_{IN} = V_{CC}$ or GND
I _{CC}	Maximum Quiescent Supply Current			10	mA	All V _{CC} Pins

V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

Table 8. AC Characteristics $(V_{CC} = 2.5 \text{ V} \pm 5\%, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C})^{(1)}$

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{PP}	Peak-to-Peak Input Voltage PCLK, PCLK	400		1000	mV	LVPECL
V _{CMR} ⁽²⁾	Common Mode Range PCLK, PCLK	1.2		V _{CC} -0.6	V	LVPECL
f _{max}	Output Frequency	0		200	MHz	
f _{ref}	Input Frequency	0		200	MHz	
t _{P, REF}	Reference Input Pulse Width	1.5			ns	
tr, tf	CCLK Input Rise/Fall Time			1.0	ns	0.7 to 1.7 V
t _{sk(O)}	Output-to-Output Skew Qa outputs Qb outputs Qc outputs Qd outputs All outputs Different Frequencies All outputs			50 50 50 100 200 300	ps ps ps ps ps ps	
t _{sk(PP)}	Device-to-Device Skew		5.0		ns	
t _{SK(P)}	Output Pulse Skew			350	ps	DC _{REF} = 50%
t _{PLH, HL}	Propagation Delay CCLK0 or CCLK1 to any Q PCLK to any Q	1.0 1.0	3.5 3.5	7.0 7.0	ns ns	
t _{PLZ, HZ}	Output Disable Time OE to any Q			11	ns	
t _{PZL, LZ}	Output Enable Time OE to any Q			11	ns	
t _r , t _f	Output Rise/Fall Time ⁽³⁾	0.1		1.0	ns	0.6 to 1.8 V
t _{JIT(CC)}	Cycle-to-Cycle Jitter RMS (1 σ)		TBD		ps	

^{1.} AC characteristics apply for parallel output termination of 50 Ω to V $_{TT}.$

^{2.} The MPC9449 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}.

^{3.} Inputs have pull-down or pull-up resistors affecting the input current.

V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts propagation delay.

^{3.} An input rise/fall time greater than that specified may be used, but AC characteristics are not guaranteed under such a condition.



APPLICATIONS INFORMATION

Driving Transmission Lines

The MPC9449 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Freescale Semiconductor application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{\rm CC}\div2$.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9449 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 3 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9449 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 3. Single versus Dual Transmission Lines

The waveform plots in Figure 4 show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9449 output buffer is more than sufficient to drive $50~\Omega$ transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9449. The output waveform in Figure 4 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the $36~\Omega$ series resistor plus the

output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{split} &V_L = V_S \, (Z_0 \div (R_S + R_0 + Z_0)) \\ &Z_0 = 50 \, \Omega \, || \, 50 \, \Omega \\ &R_S = 36 \, \Omega \, || \, 36 \, \Omega \\ &R_0 = 14 \, \Omega \\ &V_L = 3.0 \, (25 \div (18 + 17 + 25)) \\ &= 1.31 \, V \end{split}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).

1. Final skew data pending specification.




Figure 4. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 5 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 5. Optimized Dual Line Termination






Figure 6. CCLK MPC9449 AC Test Reference for $\rm V_{CC}$ = 3.3 V and $\rm V_{CC}$ = 2.5 V





Figure 7. PCLK MPC9449 AC Test Reference





The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 8. Output-to-Output Skew t_{SK(O)}




Figure 10. Propagation Delay (t_{PD}) Test Reference




Figure 12. Output Transition Time Test Reference




Figure 9. Propagation Delay (t_{PD}) Test Reference





Figure 11. Propagation Delay $t_{SK(P)}$ Test Reference





The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs


Figure 13. Cycle-to-Cycle Jitter Figure 14





PACKAGE DIMENSIONS











SECTION AB-AB ROTATED 90° CLOCKWISE

NOTES:

- CONTROLLING DIMENSIONS: MILLIMETER. 1. 2. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF
- 3. DATOM PLANE: H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.

 4. DATUMS -L-, -M- AND -N- TO BE DETERMINED AT DATUM PLANE: H-.

 5. DIMENSIONS S AND V TO BE DETERMINED AT CRATING DAME: T

- SEATING PLANE -T-.

 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 (0.018). MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSTION 0.07 (0.003).

	NALL 1 184	MILLIMETERS INCHES				
DIM	MIN	MAX	MIN	MAX		
Α		BSC		BSC		
A1		BSC		BSC		
В		BSC		BSC		
B1	5.00	BSC	0.197	BSC		
С		1.70		0.067		
C1	0.05	0.20	0.002	0.008		
C2	1.30	1.50	0.051	0.059		
D	0.20	0.40	0.008	0.016		
Е	0.45	0.75	0.018	0.030		
F	0.22	0.35	0.009	0.014		
G	0.65	BSC	0.026	BSC		
J	0.07	0.20	0.003	0.008		
K	0.50	REF	0.020	REF		
R1	0.08	0.20	0.003	0.008		
S	12.00	BSC	0.472	BSC		
S1	6.00	BSC	0.236	BSC		
U	0.09	0.16	0.004	0.006		
٧	12.00	BSC	0.472	BSC		
V1	6.00	BSC	0.236	BSC		
W	0.20	REF	0.008	8 REF		
Z	1.00	REF	0.039	REF		
θ	0°	7°	0°	7°		
θ1	0°		0°			
θ2	12°I	REF	12°	REF		
θ3	12°1	REF	12°	REF		

CASE 848D-03 ISSUE D 52-LEAD LQFP PACKAGE



Revision History Sheet

Rev	Table	Page	Description of Change	Date
6		1	NRND – Not Recommend for New Designs	12/21/12
6		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/15/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/