


Li-lon linear battery charger with LDO, load switches and reset generator



Maturity status link

STBC02

Features

- Charges single-cell Li-Ion batteries with CC/CV algorithm and charge termination
- Fast charge current up to 450 mA
- Pre-charge current from 1 mA to 450 mA
- Adjustable floating voltage up to 4.45 V
- Integrated low quiescent LDO regulator
- · Automatic power path management
- Auto-recharge function
- Embedded protection circuit module (PCM) featuring battery overcharge, battery over-discharge and battery overcurrent protections
- Charging timeout to terminate the charging process for safety reasons
- Shipping mode feature allows battery low leakage when over-discharged
- Very low battery leakage in over-discharge and shutdown mode
- Charge/fault status output
- Battery voltage pin to allow external gauging
- Two 3 Ω SPDT load switches
- Reset generator triggered by USB detection
- SWIRE allows the STBC02 functions to be controlled
- Available in Flip Chip 30, 0.4 mm pitch package
- Rugged ±4 kV HBM, ESD protection on the most critical pins

Applications

- Smart watches and wearable devices
- · Fitness and medical accessories
- · Li-Ion and other Li-Poly battery rechargeable equipment

Description

The STBC02 is a highly integrated power management, embedding a linear battery charger, a 150 mA LDO, 2 SPDT load switches, a smart reset/watchdog block and a protection circuit module (PCM) to prevent the battery from being damaged under fault conditions.

The STBC02 uses a CC/CV algorithm to charge the battery; the fast charge and the pre-charge current can be both independently programmed using dedicated resistors. The termination current is set by default, being 5% of the programmed fast charge current, but it can also be fixed to different values. Likewise, the battery floating voltage value is programmable and can be set to a value up to 4.45 V.

The STBC02 also features a charger enable input to stop the charging process anytime.

The STBC02 is automatically powered off from the connected battery when the IN pin is not connected to a valid power source (battery mode).

A battery under/overtemperature condition can be detected by using an external circuitry (NTC thermistor).



The STBC02 draws less than 10 nA from the connected battery in shipping mode conditions, so to maximize the battery life during end product shelf life. The device is available in the Flip Chip 30 package.

DS11617 - Rev 5 page 2/35



Application schematic

LDO LOAD V_{BUS} GND System Alternative CHG SYS load CEN RESET_NOW RST_PENDING nRESET SW_SEL LDO; BATMS SW2_I ADC SW2_OA ◀ SW2_OB ◀ NTC BATSNS ISET BATSNSFV Battery IPRE pack WAKE-UP

Figure 1. STBC02 application schematic

Table 1. Typical bill of material (BOM)

Symbol	Value	Description	Note
C _{IN}	10 μF (16 V)	Input supply voltage capacitor	Ceramic type
C _{SYS}	1 μF (10 V)	System output capacitor	Ceramic type
R _{ISET}	Refer to I _{SET}	Charge current programming resistor	Film type
R _{IPRE}	Refer to I _{PRE}	Pre-charge current programming resistor	Film type
C _{BAT}	4.7 μF (6.3 V)	Battery positive terminal capacitor	Ceramic type
R _{FLOAT}	BATSNSFV	Floating voltage programming resistor	Film type
R _{PUP}	10-100 kΩ	nRESET pull-up resistor (1)	Film type
R _{CHG}	10 kΩ	Charging/fault pull-up resistor (2)	Film type
C _{LDO}	1.0 μF (10 V)	LDO output capacitor	Ceramic type

^{1.} R_{PUP} is tied to LDO pin or to a higher voltage.

DS11617 - Rev 5 page 3/35

^{2.} R_{CHG} must be calculated according to the external LED electrical characteristics.



2 Pin configuration (top through view)

Figure 2. Pin configuration top through view

A1	A2	A3	A4	A5
RESET_NOW	BATSNSFV	GND	ISET	BAT
B1	B2	B3	B4	B5
CEN	RST_PENDING	BATSNS	AGND	BAT
C1	C2	C3	C4	C5
SW_SEL	NRESET	NC	BATMS	SYS
D1	D2	D3	D4	D5
NTC	WAKE_UP	NC	IPRE	SYS
E1	E2	E3	E4	E5
CHG	SW2_I	SW1_OB	SW1_OA	IN
F1	F2	F3	F4	F5
SW2_OB	SW2_OA	SW1_I	LDO	IN

Table 2. Pin description

В	ump	Bump name	Description		
	IN	E5-F5	Input supply voltage. Bypass this	pin to ground with a 10 μF capacitor	
	BAT	A5-B5	Battery positive terminal. Bypass	this pin to GND with a 4.7 µF ceramic capacitor	
	SYS	C5-D5	System output. Bypass this pin to	ground with 1 μF ceramic capacitor	
Power	LDO	F4	LDO output. Bypass this pin to gi	round with 1 μF ceramic capacitor	
	NTC	D1	Battery temperature monitor pin		
	AGND	B4	Analog ground	Connect together with the same ground layer	
	GND	A3	GROUND	Connect together with the same ground layer	
Drogramming	ISET	A4	Fast charge current programming resistor		
Programming	IPRE	D4	Pre-charge current programming resistor		
	BATMS	C4	Battery voltage measurement pin		
Sensing	BATSNS	В3	Battery voltage sensing. Connect as close as possible to the battery positive terminal		
	BATSNSFV	A2	Floating voltage sensing. Connecterminal	ct as close as possible to the battery positive	
	CEN	B1	Charger enable pin. Active high.	500 kΩ internal pull-up (to LDO)	
Digital I/Os	CHG	E1	Charging/fault flag. Active low (or	pen drain output)	
Digital I/Os	WAKE-UP	D2	Shipping mode exit input pin. Act	ive high. 50 kΩ internal pull-down	
	SW_SEL	C1	Load switch selection input (refer	to LDO level)	
	nRESET	C2	Smart reset output signal (open drain output). A pull-up resistor (10 – 100 k Ω) is connected to LDO pin or to a higher voltage		
Digital I/Os	RST_PENDING	B2	Reset output signal (totem pole of	output)	
	RESET_NOW	A1	Smart reset input signal (referred is enabled	to LDO level); RESET_CLEAR when watchdog	

DS11617 - Rev 5 page 4/35



Bump		Bump name	Description		
	SW1_I	F3	Load switch SPDT1 input (1.8 V to 5 V range)		
	SW1_OA	E4	Load switch SPDT1 output A (enabled/disabled by SWIRE)		
Switch matrix	SW1_OB	E3	Load switch SPDT1 output B (enabled/disabled by SWIRE)	If SPDT switches are used, decoupling capacitors are recommended on input and output. Capacitor values depend on application	
Switch matrix	SW2_I E2 Load switch SPDT2 input (to 5 V range) SW2_OA F2 Load switch SPDT2 output	Load switch SPDT2 input (1.8 V to 5 V range)	conditions and requirements. If not used, connect inputs and outputs to GND		
		Load switch SPDT2 output A (enabled/disabled by SWIRE)			
	SW2_OB	F1	Load switch SPDT2 output B (enabled/disabled by SWIRE)		
-	NC	C3-D3	Not connected	Leave floating	

DS11617 - Rev 5 page 5/35



3 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
V _{IN}	Input supply voltage pin	DC voltage	-0.3 to +16.0	V
V_{LDO}	LDO output pin voltage	DC voltage	-0.3 to +4.0	V
V _{SYS}	SYS pin voltage	DC voltage	-0.3 to +6.5	V
V_{SW}	Switch pin voltage (SW1_I, SW2_I, SW1_OA,SW1_OB, SW2_OA, SW2_OB)	DC voltage	-0.3 to +6.5	V
V _{CHG}	CHG pin voltage	DC voltage	-0.3 to +6.5	V
V _{Wake-up}	WAKE-UP pin voltage	DC voltage	-0.3 to +4.6	V
V_{LGC}	Voltage on logic pins (CEN, SW_SEL, RESET_NOW, nRESET, RST_PENDING)	DC voltage	-0.3 to +4.0	V
V _{ISET} , V _{IPRE}	Voltage on ISET, IPRE pins	DC voltage	-0.3 to +2	V
V _{NTC}	Voltage on NTC pin	DC voltage	-0.3 to V _{LDO}	V
V _{BAT} , V _{BATSNS} , V _{BATSNSFV}	Voltage on BAT, BATSNS and BATSNSFV pins	DC voltage	-0.3 to +5.5	V
V _{BATMS}	Voltage on BATMS pin	DC voltage	-0.3 to V _{BAT} +0.3	V
ESD	Human body model (IN, SYS, WAKE-UP, LDO, BAT, BATSNS, BATSNSFV)	JS-001-2012 vs. AGND PGND and GND	±4000	V
	Human body model (all the others)	JS-001-2012	±2000	V
T _{AMB}	Operating ambient temperature		-40 to +85	°C
TJ	Maximum junction temperature		+125	°C
T _{STG}	Storage temperature		-65 to +150	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

Symbol	Parameter	Flip Chip 30 (2.25 x 2.59 mm)	Unit
R _{THJB} ⁽¹⁾	Junction-to-pcb board thermal resistance	50	°C/W

1. Standard FR4 pcb board.

DS11617 - Rev 5 page 6/35



4 Electrical characteristics

 V_{IN} = 5 V, V_{BAT} = 3.6 V, C_{LDO} = 1 μF, C_{BATT} = 4.7 μF, C_{IN} = 10 μF, C_{SYS} = 1 μF, R_{ISET} = 1 kΩ, SD = low, CEN = high, R_{IPRE} = 4.7 kΩ, T_A = 25 °C, SW_SEL = GND or LDO, RESET_NOW = GND or LDO, WAKE-UP floating unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
		V _{FLOAT} set 4.2 V, I _{FAST} < 250 mA	4.55		5.4	V		
V_{IN}	Operating input voltage	V _{FLOAT} set 4.45 V, I _{FAST} < 450 mA, I _{SYS} =I _{LDO} =0 mA	4.75		5.4 ⁽¹⁾	V		
V _{INOVP}	Input overvoltage protection	V _{IN} rising	5.6	6.0	6.4	V		
V _{INOVPH}	Input overvoltage protection hysteresis	V _{IN} falling		200		mV		
V _{UVLO}	Undervoltage lock-out	V _{IN} falling		3.9		V		
V _{UVLOH}	Undervoltage lock-out hysteresis	V _{IN} rising		300		mV		
1	IN complete company	Charger disabled mode (CEN = low), I _{SYS} =I _{LDO} =0 A		600		μA		
I _{IN}	IN supply current	Charging, $V_{HOT} < V_{NTC} < V_{COLD}$, including R_{ISET} current		1.4		mA		
V _{FLOAT}	Battery floating voltage	IBAT=1 mA, BATSNS and BATSNSFV short to battery terminal	4.179	4.2	4.221	V		
		Battery-powered mode (V _{IN} <v<sub>UVLO), I_{LDO}=0 A</v<sub>		4	8	μA		
l=	DAT nin augusty augrent	Charge terminated		9	12	μA		
I _{BAT}	BAT pin supply current	Shutdown mode (by SWIRE)		10	50			
				Over-discharge mode (V_{BAT} < V_{ODC} , V_{IN} < V_{UVLO})		10	50	nA
I _{FAST}	Fast charge current	R_{ISET} =430 Ω , constant-current mode I_{LDO} + I_{SYS} <150 mA		450	500	mA		
		R _{ISET} =1 kΩ, constant-current mode		200				
I _{PRE}	Pre-charge current	R _{IPRE} =10 kΩ, constant-current mode		20		mA		
V _{ISET}	I _{SET} regulated voltage			1		V		
V _{IPRE}	I _{PRE} regulated voltage			1		V		
V _{PRE}	Pre-charge to fast charge battery voltage threshold	Charger active		3		V		
1	End of the control of	Charging in CV mode for 20 mA <i<sub>FAST</i<sub>		5		%I _{FAST}		
I _{END}	End-of-charge current	Charging in CV mode for I _{FAST} <20 mA	;	See Table 10. I _F	AST and I _{END}			
	Datha market	V _{BAT} rising, BATSNSFV short to battery terminal	4.245	4.275	4.305	V		
V _{OCHG}	Battery voltage overcharge threshold	V _{BAT} rising, BATSNSFV short to battery terminal with floating voltage adjustment enabled		V _{FLOAT} +75		mV		

DS11617 - Rev 5 page 7/35



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OCHG}	Battery voltage overcharge threshold	V _{BAT} rising, external resistor between BATSNSFV and battery terminal		V _{FLOAT} +75		mV
V _{ODC}	Battery voltage over-discharge threshold	V _{IN} <v<sub>UVLO, I_{LDO}=150 mA, BATSNSFV and BATSNS short to battery terminal</v<sub>	2.750	2.8	2.850	V
V _{ODCR}	Battery voltage over-discharge release threshold	V _{UVLO} <v<sub>IN<v<sub>OVP, I_{LDO} = 150 mA, BATSNSFV and BATSNS short to battery terminal</v<sub></v<sub>	3.0			V
V _{WAKE-UP}	Wake-up voltage threshold	V _{BAT} >3 V rising, I _{LDO} =150 mA	VBAT			V
R _{ON-IS}	Input to SYS on-resistance			0.25	0.35	Ω
R _{ON-BS}	Battery to SYS on-resistance			0.35	0.4	Ω
R _{ON-BATMS}	BATSNS to BATMS on- resistance	I _{SINK} =500 μA	290		550	Ω
R _{ON-LOADSW1}	Input to output load switch 1 resistance	V _{SW1_l} =1.8 V to 5 V SW1_OA or SW1_OB test current=50 mA	2.0		3.8	Ω
R _{ON-LOADSW2}	Input to output load switch 2 resistance	V _{SW2_I} =1.8 V to 5 V SW2_OA or SW2_OB test current=50 mA	2.0		3.4	Ω
V _{OL}	Output low level (CHG, nRESET, RST_PENDING)	I _{SINK} =5 mA			0.4	V
V _{OH}	Output high level (RST_PENDING)	I _{OH} =5 mA (referred to LDO output)	LDO-200			mV
I _{OHZ}	High level open drain output current (CHG, nRESET)	V _{OH} =5 V			1	μA
V _{IL}	Logic low input level (CEN, SW_SEL, RESET_NOW)	All versions with LDO 3 V, 3.1 V or			0.4	V
V _{IH}	Logic high input level (CEN, SW_SEL, RESET_NOW)	3.3 V	1.6			V
R _{UP}	CEN pull-up resistor		375	500	625	kΩ
V_{LDO}	LDO output voltage	I _{LDO} =1 mA	-3	V _{LDO} (2)	+3	%
ΔV _{OUT-LOAD}	LDO static load regulation	I _{LDO} =1 mA to 150 mA		±0.002	±0.003	%/mA
I _{SC}	LDO short-circuit current	R _{LOAD} =0 Ω	250	350		mA
t _{ON}	LDO turn-on time	0 to 95% V _{LDO} , I _{OUT} =150 mA		210		μs
Іватоср	Battery discharge overcurrent protection	V _{IN} <v<sub>UVLO (powered from BAT), it can be set by 4 SWIRE steps</v<sub>		900		mA
I _{INLIM}	Input current limitation	V _{SYS} > V _{ILIMSCTH} ; V _{UVLO} <v<sub>IN < V_{INOVP} (powered from IN)</v<sub>		1.7		А
V _{ILIMSCTH}	SYS voltage threshold for input current limitation short-circuit detection	V _{UVLO} <v<sub>IN<v<sub>INOVP</v<sub></v<sub>		2		V
V _{SCSYS}	SYS short-circuit protection threshold	V_{IN} < V_{UVLO} or V_{IN} > V_{INOVP} (powered from BAT)		V _{BAT} -0.8		V
I _{NTCB}	NTC pin bias current	V _{NTC} =0.25 V	45	50	55	μA
V _{HOT}	Thermal hot threshold	Increasing NTC temperature	0.234	0.246	0.258	V
V _{COLD}	Thermal cold threshold	Decreasing NTC temperature	1.28	1.355	1.43	V
T _{HYST}	Hot/cold temperature thresholds hysteresis	10 kΩ NTC, ß=3370		3		°C

DS11617 - Rev 5 page 8/35



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T _{SD}	Thermal shutdown die temperature			155		°C
T _{WRN}	Thermal warning die temperature			135		°C
t _{PW-VIN}	Minimum input voltage connection time to exit from shutdown mode	V _{BAT} =3.5 V, R _{NTC} =10 kΩ		350		ms
toco	Overcharge detection delay	V _{BAT} > V _{OCHG} , V _{UVLO} <v<sub>IN<v<sub>INOVP</v<sub></v<sub>		1.2		S
t _{ODD}	over-discharge detection delay	V_{BAT} < V_{ODC} and V_{IN} < V_{UVLO} or V_{IN} >		60		ms
t _{DOD}	Discharge overcurrent detection delay	I _{BAT} > I _{BATOCP} , V _{IN} <v<sub>UVLO or V_{IN}> V_{INOVP}</v<sub>		10		ms
t _{PFD}	Pre-charge to fast charge transition deglitch time	Rising		100		ms
t _{FPD}	Fast charge to pre-charge fault deglitch time			10		ms
t_{END}	End-of-charge deglitch time			100		ms
t _{PRE}	Pre-charge timeout	V _{BAT} =2 V, charging		1800		S
t _{FAST}	Fast charge timeout		14000	18000	22000	s
t _{CRDD}	Charger restart deglitch time	After end-of-charge, V _{BAT} <3.9 V restart enabled		1200		ms
V _{REC}	Charger restart threshold	After end-of-charge, restart enabled		3.9		V
t _{NTCD}	Battery temperature transition deglitch time			100		ms
t _{PW}	CEN valid input pulse width		15			ms
t _{PW-WA}	WAKE-UP valid input pulse width		1200			ms
tDbus-ires	Internal RESET deglitch time	From V _{BUS} (V _{IN}) detection to internal RST_PENDING signal		150		ms
tDRST_P	Internal RST_P delay time	From RST_PENDING rising to RST pending GND		4000		ms
nRESETP (3)	nRESET pulse duration	V _{IN} mode		25		μs
_IIIXEOETI (*/	micor paloo daration	Battery mode		50		μο

^{1.} If the internal thermal temperature of the STBC02 reaches T_{WRN} , then the programmed I_{FAST} is halved until the internal temperature drops below T_{WRN} - 10 °C typically. A warning is signaled via the CHG output.


DS11617 - Rev 5 page 9/35


^{2.} Typical voltage depends on the selected order code.

^{3.} Details can be found inside smart reset section.



5 Typical performance characteristics





DS11617 - Rev 5 page 10/35



Figure 7. Pre-charge to fast charge mode transition deglitch





Figure 8. Pre-charge to fast charge mode to no charge mode transition



CH1 (blue) = VIN 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = I_{BAT} 20 mA/div

CH1 (blue) = VIN 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = I_{BAT} 20 mA/div

Figure 9. Wake-up pin operation





Figure 10. VIN plug, charging initialization



Shutdown mode to battery mode transition. VIN floating

CH1 (blue) = WAKE-UP pin 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

Shutdown mode to VIN mode transition

CH1 (blue) = VIN 800 mV/div;

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = I_{BAT} 20 mA/div

DS11617 - Rev 5 page 11/35









Figure 12. Wake-up operation, VSYS and LDO rise detail



CH1 (blue) = V_{LDO} 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = Wake-up 3 V/div

CH1 (blue) = V_{LDO} 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = Wake-up 3 V/div

Figure 13. VIN plug, charging initialization battery mode to VIN mode transition





Figure 14. Shutdown mode entry and exit



CH1 (blue) = VIN 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = I_{BAT} 20 mA/div

By SW_SEL command, battery level over V_{ODC} and below V_{ODC}

CH1 (blue) = VIN 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div


CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = SW_SEL 2 V/div


DS11617 - Rev 5 page 12/35











LDO loaded by 10 mA; V_{ODC} cut-off

CH1 (blue) = V_{LDO} 400 mV/div

CH2 (red) = V_{SYS} 400 mV/div

CH3 (green) = V_{BAT} 400 mV/div

CH4 (pink) = I_{LDO} 10 mA/div

LDO loaded by 100 mA; V_{ODC} cut-off

CH1 (blue) = V_{LDO} 400 mV/div

CH2 (red) = V_{SYS} 400 mV/div

CH3 (green) = V_{BAT} 400 mV/div

CH4 (pink) = I_{LDO} 20 mA/div

Figure 17. CEN operation





Figure 18. CEN operation, VIN plug/unplug



CH1 (blue) = CEN 3 V/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = I_{BAT} 20 mA/div

CH1 (blue) = IN pin 3.0 V/div

CH3 (green) = CEN 2.0 V/div

CH4 (pink) = I_{BAT} 30 mA/div

DS11617 - Rev 5 page 13/35



6 Functional pin description

6.1 GND, AGND

The STBC02 ground pins.

6.2 NTC

The battery temperature monitoring pin. Connect the battery NTC thermistor to this pin. The charging cycle stops when the battery temperature is outside of the safe temperature range (0 °C to 45 °C). When the charging cycle is completed, the NTC pin goes to a high impedance state, therefore the NTC thermistor can be also used, together with an external circuitry, to monitor the battery temperature while it is discharging. If the NTC thermistor is not used, a 10 k Ω resistor must be connected to ensure proper IC operations.

6.3 ISET, IPRE

Fast and pre-charge current programming pins. Connect two resistors (R_{ISET} , R_{IPRE}) to ground to set the fast and pre-charge current (I_{FAST} , I_{PRE}) according to the following equation (valid for I_{FAST} , I_{PRE} > 5 mA):

Equation 1:

$$I_{PRE} = \frac{V_{IPRE}}{R_{IPRE}} *K ; \qquad I_{FAST} = \frac{V_{ISET}}{R_{ISET}} *K \tag{1}$$

Where $V_{ISET} = V_{IPRE} = 1 \text{ V}$ and K = 200. Fast charge and pre-charge currents can be independently set from 1 mA to 450 mA. End-of-charge current value is typically 5% of the fast charging current value being set. For low charging current (I_{FAST} , $I_{PRE} < 5$ mA), the R_{ISET} and R_{IPRE} values in following table must be used.

I _{FAST} , I _{PRE}	R _{ISET} , R _{IPRE}
5 mA	40.5 k
2 mA	110 k
1 mA	260 k

Table 6. Charging current setting

Both R_{ISET} and R_{IPRE} must be always used. Short-circuit to ground or open circuit are not allowed options.

6.4 BATMS

Battery voltage measurement. BATMS pin is internally shorted to the BATSNS pin during normal conditions to monitor the battery voltage using external components (μ C and embedded ADC). The internal path from BATMS pin to the battery is opened in case any of the following conditions occur: overcurrent, battery over-discharge, shutdown mode, short-circuit on SYS or LDO. This function can be enabled / disabled by SWIRE. To minimize overall system power consumption, this function must be disabled.

6.5 BATSNS, BATSNSFV

Battery voltage sense pin. The BATSNS pin must be connected as close as possible to the battery positive terminal to ensure the maximum accuracy on the floating voltage and on the battery voltage protection thresholds. The BATSNSFV pin can be used to fix the V_{FLOAT} value by connecting a proper external series resistor (to BATSNSFV. The battery floating voltage can be set up to 4.45 V according to the following equation:

Equation 2:

$$Vfloat_{adj} = Vfloat_{def} * \left(1 + \frac{R_{float}}{1M\Omega}\right)V = 4.2 * \left(1 + \frac{R_{float}}{1M\Omega}\right)V$$
 (2)

Example: to set the battery floating voltage at 4.35 V, refer to the following equation.

Equation 3:

DS11617 - Rev 5 page 14/35



$$R_{ext} = 1M\Omega * \left(\frac{Vfloat_{adj}}{4.2V} - 1 \right) = 1M\Omega * \left(\frac{4.35V}{4.2V} - 1 \right) = 35.7K\Omega$$
 (3)

If the BATSNSFV pin is connected to the battery positive terminal, the floating voltage is set at its 4.2 V default value.

6.6 BAT

External battery connection pin (positive terminal). A 4.7 µF ceramic bypass capacitor must be connected to GND.

6.7 IN

5 V input supply voltage pin. The STBC02 is powered off from this pin when a valid voltage source is detected, meaning a voltage higher than V_{UVLO} and lower than V_{INOVP} . A 10 μF ceramic bypass capacitor must be connected to GND.

6.8 SYS

The internal LDO input voltage and external unregulated supply pin. The maximum current deliverable through this pin depends on the following two conditions: LDO load and battery status. However, if none of the above loads sink current, the maximum SYS current budget is 450 mA, provided that the input voltage source can deliver that amount of current.

SYS voltage source can be either IN or BAT, depending on the operating conditions (refer to the following table). A ceramic bypass capacitor of 1 µF must be connected to GND.

V _{IN}	V _{BAT}	SYS status	LDO status
< V _{UVLO}	< V _{ODC} ⁽¹⁾	Not powered	Off
< V _{UVLO}	> V _{ODC}	V _{BAT} ⁽²⁾	On
> < V _{UVLO} and < V _{INOVP}	X (don't care) (3)	V _{IN}	On
> V _{INOVP}	< V _{ODC}	Not powered	Off
> V _{INOVP}	> V _{ODC}	V _{BAT} ⁽²⁾	On

Table 7. SYS voltage source

- 1. V_{ODCR} if the shutdown mode or the over-discharge protection has been previously activated.
- 2. Voltage drop over internal MOSFET is not included.
- 3. Battery disconnected (0 V) or fully discharged. Resistive short-circuit is not supported for safety reasons.

6.9 LDO

LDO output voltage pin. The regulated voltage (it can be 3 V, 3.1 V, or 3.3 V) depends on the selected STBC02 order code. The maximum current capability is anyhow 150 mA. A 1 μ F ceramic bypass capacitor must be connected to GND.

6.10 WAKE-UP

Wake-up input pin. To restore normal operations of the STBC02, so to exit from a shutdown condition. The STBC02 is enabled to operate in normal conditions again, only if the battery voltage is higher than V_{ODCR} (3 V). A deglitch delay is implemented to prevent unwanted false operations. The above-described WAKE-UP pin functionality is disabled when a valid VIN voltage source is detected. The pin has an internal 50 k Ω pull-down resistor.

DS11617 - Rev 5 page 15/35



6.11 CHG

Active low, open drain charging/fault flag output pin. The CHG provides status information about VIN voltage level, battery charging status and faults by toggling at different frequencies as reported in the table below.

Table 8. CHG pin state

Device state	CHG pin state	Note
Not valid input ($V_{IN} < V_{BAT}$ or V_{IN} > V_{INOVP} or $V_{IN} < V_{INUVLO}$)	High Z (high by external pull-up)	
	Low	
V _{BAT} < 1 V	Low	
End of charge (EOC)	Toggling 4.1 Hz	In case of synchronous alarm events, the highest
End-of-charge (EOC)	(until USB is disconnected)	toggling frequency has higher priority.
Charging phase (pre and fast)	Toggling 6.2 Hz	Example: NTC warning and EOC are concurrent events. NTC warning, signaled by toggling CHG at
Overcharge fault	Toggling 8.2 Hz	16.2 Hz is the only signal available till the battery
Charging timeout (pre-charge, fast charge)	Toggling 10.2 Hz	temperature goes back to a safe range (0 °C to 45 °C). If an EOC condition is still present then a 4.1 Hz toggling signal is present.
Battery voltage below V _{PRE} after the fast charge starts	Toggling 12.8 Hz	
Charging thermal limitation (thermal warning)	Toggling 14.2 Hz	
Battery temperature fault (NTC warning)	Toggling 16.2 Hz	

During temporary alarms if the Input Voltage is below the UVLO threshold, to reduce power consumption (battery powered) the internal oscillator frequency is reduced and CHG status output frequency is halved.

6.12 CEN

Internal CC/CV charger block enable pin. A low logic level on this pin disables the internal CC/CV charger block. Transitioning CEN from high to low and then back to high, allows the CC/CV charger block to be restarted if it was stopped due to one of the following conditions:

- Charging timeout (pre-charge, fast charge)
- Battery voltage below V_{PRE} after the fast charge has already started
- End-of-charge

CEN has no effect if the charging cycle has been stopped by a battery overcharge condition.

If the CC/CV charger stops the charging cycle due to an out of range battery temperature, a low logic level on the CEN pin disables the CC/CV charger and resets the charging timeout timers. If CEN is set high, the CC/CV charger restarts normal operations, assuming that no fault condition is detected. CEN is internally pulled up to LDO via a 500 k Ω resistor and must be either left floating or tied to LDO when the STBC02 is powered for the first time. Should the auto-recharge function be enabled, the CC/CV charger restarts automatically charging the battery if V_{BAT} goes below 3.9 V; a deglitch time delay has been added to prevent unwanted charging cycle restarts.

6.13 RESET NOW (RESET CLEAR), nRESET, RST PENDING

The device features reset/watchdog circuits meant to be used in conjunction with the external application processor or with other embedded devices; it provides a reset signal or a watchdog expiration information. The reset signal and the watchdog timer expiration have no impact on the STBC02 operations.

DS11617 - Rev 5 page 16/35



6.13.1 Smart reset section control pin

The smart reset circuit is active only when a valid V_{IN} is present ($V_{UVLO} < V_{IN} < V_{INOVP}$). The STBC02 features a 150 ms deglitch time, starting from the valid V_{IN} detection, and it is meant to avoid false triggering due to signal bounces. After V_{IN} is considered to be valid and the deglitch time has expired, the RST_PENDING signal goes to a high logic level. An nRESET signal is generated automatically after a 4000 ms delay, starting from the end of the deglitch time, or anytime earlier if a RESET_NOW signal is applied. This is a sole event and no other nRESET signal is generated as long as V_{IN} is disconnected and reconnected again. The RST_PENDING signal remains at a high logic level until when one of the two prior conditions is met. For more details refer to the following timing diagram.




Figure 19. Smart reset timing diagram

The nRESET pull-up resistor must be connected to LDO pin or to a higher voltage.

If not used, it is recommended both the nRESET and the RESET_NOW pins are pulled down via a 100 k Ω resistor connected to GND.

6.13.2 Watchdog section control pin

The watchdog functionality can be enabled or disabled by using SWIRE commands (#27 enabled, #26 disabled). If enabled by asserting the SWIRE command, the RESET_CLEAR function, implemented using the RESET_NOW pin, allows the nRESET pulses to be skipped when in a high logic level state.

It is recommended a proper RESET_CLEAR signal is applied at least 100 µs before the next scheduled nReset transition to a low level (it occurs every 4000 ms).

Should the watchdog function be enabled at least after having detected a valid VIN plus a delay of 150 ms, an nRESET signal transitioning to a low level occurs after 4000 ms starting from the RST_PENDING transitioning to a high level. To skip this nRESET pulse, a high level RESET_CLEAR signal must be generated prior to (at least 100 µs) the expiration of the 4000 ms counter triggered by the RST_PENDING transitioning to a high level.

The watchdog function can be disabled anytime through an SWIRE command (#26) and if so, the relevant circuit block goes back to the smart reset functionality default state. For more details refer to the following timing diagram.

The watchdog function works when the STBC02 is in battery mode too.

DS11617 - Rev 5 page 17/35




Figure 20. Watchdog timing diagram

6.14 SW1_OA, SW1_OB, SW1_I, SW2_OA, SW2_OB, SW2_I

SPDT load switches pins. Both of SPDT load switches are controlled by an internal register, using the SWIRE interface. Each SPDT features a typical $R_{DS(on)}$ of 3 Ω . SPDT load switches can be paralleled to reduce the series resistor as well as to increase the allowable flowing current.

6.15 SW_SEL

SW_SEL, serial SWIRE input pin. It is internally pulled down with a 500 k Ω resistor. In idle state the SW_SEL pin must be held to ground. See table below for details.

SW_SEL pulse number	Function	Status	Note
Dower on	SW1_OA, SW2_OA	ON (default)	SW1_I is connected with SW1_OA and SW2_I is connected with SW2_OA
Power-on	SW1_OB, SW2_OB	OFF (default)	SW1_OB and SW2_OB are in high impedance (Hi-Z)
1	CIMA OA	to OFF	
2	SW1_OA	to ON	
3	SW1_OB	to OFF	
4		to ON	
5	SW2_OA	to OFF	
6		to ON	
7	SW2_OB	to OFF	
8		to ON	
9		BATMS OFF	Battery monitor switch (default value)
10	10 BATMS	BATMS ON	It increases battery leakage due to external resistor divider R _{DIV1} , R _{DIV2}
11		I _{END} OFF	It disables EOC (end-of-charge signal). Charger continues working even if I _{END} is reached
12	I _{END}	I _{END} 5% I _{FAST} (default)	I _{END} stops the charger phase (default)

Table 9. SWIRE programming

DS11617 - Rev 5 page 18/35



SW_SEL pulse number	Function	Status	Note
13	I _{END}	I _{END} 2.5% I _{FAST}	I _{END} stops the charger phase
14		900 mA	Overcurrent protection (battery discharge). Default value
15	I _{BAT} OCP	450 mA	
16		250 mA	
17		100 mA	
18		OFF	Default value
19		+50 mV	V _{FLOAT} increases 50 mV (whatever the programmed value is)
20	V _{FLOAT} adjustment	+100 mV	V _{FLOAT} increases 100 mV (whatever the programmed value is)
21		+150 mV	V _{FLOAT} increases 150 mV (whatever the programmed value is)
22		+200 mV	V _{FLOAT} increases 200 mV (whatever the programmed value is)
23	Shipping mode	ON	Forces the device in shutdown (low power mode)
24		OFF	Default value
25	Auto-recharge	ON	Charger restart. After end-of-charge if battery voltage crosses V _{REC} and t _{CRDD} expires, another charging cycle starts automatically
26		OFF	Smart reset (default)
27	Watchdog	ON	Watchdog enabled. RESET_NOW becomes RESET_CLEAR which allows recurring nRESET pulses to be skipped
28		OFF	I_{PRE} and I_{FAST} current as programmed by R_{PRE} and R_{SET} resistors (default)
29	I _{FAST} and I _{PRE} always 50%	ON	Forces I _{FAST} and I _{PRE} currents to be 50% of the initial programmed value. In case of thermal warning, the internal logic temporarily forces this bit "ON"

DS11617 - Rev 5 page 19/35

Figure 21. Single wire programming (SW_SEL INPUT)





Figure 22. Start and stop timing bit range




Recommended SWIRE programming pulse width is 100 μ s minimum, 120 μ s maximum. Start bit timing ranges between 350 μ s and 400 μ s. Stop bit timing value \geq 500 μ s.

DS11617 - Rev 5 page 20/35



7 Block diagram

Figure 23. STBC02 block diagram



DS11617 - Rev 5 page 21/35



8 Operation description

The STBC02 is a power management IC integrating a battery charger with an embedded power path function, a 150 mA low quiescent LDO, a smart reset/watchdog, two SPDT load switches and a protection circuit module (PCM) to prevent the battery from being damaged.

When powered off from a single-cell Li-lon or Li-Poly battery, and after having performed all the safety checks, the STBC02 starts charging the battery using a constant-current and constant-voltage algorithm.

The embedded power path allows simultaneously the battery to be charged and the overall system to be supplied. By contrast, when the input voltage is outside the above valid range, the battery supplies the LDO as well as every load connected to SYS.

The STBC02 also protects the battery in case of:

- Overcharge
- Over-discharge
- · Charge overcurrent
- Discharge overcurrent

If a fault condition is detected when the input voltage is valid (V_{UVLO}<V_{IN}<V_{INOVP}), the CHG pin starts toggling, signaling the fault.

The device can also be in shutdown mode (shutdown I_{BAT}<100 nA) maximizing the battery life of the end-product during its shelf life.

8.1 Power-on

When the STBC02 is in shutdown mode, any load connected to LDO and to SYS is not supplied.

An applied valid input voltage ($V_{UVLO} < V_{IN} < VI_{NOVP}$) for at least 250 ms, regardless the presence of a battery or if the battery is fully depleted, allows the loads connected to SYS and LDO to be supplied, thus enabling proper system operations.

The CEN pin must be left floating or tied high (LDO level) during the power-on for proper operations. The STBC02 can be also turned on when VIN is outside the valid range, below the conditions that the battery has at least a remaining charge of 3 V and the wake-up input is properly triggered. The STBC02 features an UVLO circuit that prevents oscillations if the input voltage source is unstable. The CEN pin must be left floating or tied to a high level (LDO) when the STBC02 is powered.

8.2 Battery charger

The STBC02 allows single-cell Li-Ion and Li-Poly battery chemistry to be charged up to a 4.45 V using a CC/CV charging algorithm. The charging cycle starts when a valid input voltage source ($V_{UVLO} < V_{IN} < V_{INOVP}$) is detected and signaled by the CHG pin toggling from a high impedance state to a low logic level.

If the battery is deeply discharged (the battery voltage is lower than V_{PRE}), the STBC02 charger enters the pre-charge phase and starts charging in constant-current mode with the pre-charge current (I_{PRE}) set. In case the battery voltage does not reach the V_{PRE} threshold within the t_{PRE} time, the charging process is stopped and a fault is signaled.

By contrast, as soon as the battery voltage reaches the V_{PRE} threshold, the constant-current fast charge phase starts operating, and the relevant charging current increases to the I_{FAST} level.

Likewise, if the constant current fast charge phase is not completed within t_{FAST} , meaning that $V_{BAT} < V_{FLOAT}$, the charging process is stopped and a fault is signaled (CHG starts toggling at 10.2 Hz as long as a valid V_{IN} is present).

Should the battery voltage decrease below V_{PRE} during the fast charge phase, the charging process is halted and a fault is signaled. The constant-current fast charge phase lasts until the battery voltage is lower than V_{FLOAT} . After that, the charging algorithm switches to a constant-voltage (CV) mode.

During the CV mode, the battery voltage is regulated to V_{FLOAT} and the charging current starts decreasing over time. As soon as it goes below I_{END} , the charging process is considered to be completed (EOC, end-of-charge) and the relevant status is signaled via a 4.1 Hz toggling signal on the CHG pin, again as long as a there is a valid input source applied ($V_{UVLO} < V_{IN} < V_{INOVP}$).

Both I_{PRE} and the I_{FAST} values can be programmed from 1 mA to 450 mA via an external resistor, as described in the ISET pin description.

DS11617 - Rev 5 page 22/35

Battery charger




For any I_{FAST} programmed value above 20 mA, the I_{END} value can be set either 5% or 2.5% of the IFAST level. For any I_{FAST} programmed value below 20 mA, the relevant I_{END} value is set as per the following table:

Table 10. I_{FAST} and I_{END}

I _{FAST}	I _{END}
20 mA	1.7 mA
10 mA	1.1 mA
5 mA	0.65 mA
2 mA	0.4 mA
1 mA	0.2 mA

The battery temperature is monitored throughout the charging cycle for safety reasons.

Figure 24. Charging flowchart



DS11617 - Rev 5 page 23/35



Actions:

- Pre-charge starts t_{PRE} timer; starts charging in CC mode at I_{PRE}
- Fast-charge CC starts t_{FAST} timer, increases charge current to I_{FAST}
- Fast-charge CV activates the constant-voltage control loop
- Start alarm: the CHG pin starts toggling

Figure 25. End-of-charge flowchart





Figure 26. CC/CV charging profile (not in scale)



DS11617 - Rev 5 page 24/35



8.3 Battery temperature monitoring

The STBC02 integrates all the needed blocks to monitor the battery temperature through an external NTC resistor. The battery temperature monitoring is enabled only during the battery charging process, in order to save power when the system is supplied from the battery.

When the battery temperature is outside the normal operating range (0-45 °C), the charging process is halted, an alarm signal is activated (the CHG pin toggles at 16.2 Hz) but the charging timeout timers are not stopped.

If the temperature goes back to the normal operating range, before the maximum charging time has elapsed, the charging process is resumed and the alarm signal is cleared.

In case of the charging timeout expires and the temperature is still outside the normal operating range, the charging process is stopped but it can be still restarted using the CEN pin.

Both temperature thresholds feature a 3 °C hysteresis. The battery temperature monitoring block is designed to work with an NTC thermistor having R_{25} = 10 k Ω and Ω = 3370 (Mitsubishi TH05-3H103F). If an NTC thermistor is not used, 10 k Ω resistor must be connected to ensure the proper IC operation.

8.4 Battery overcharge protection

The battery overcharge protection is a safety feature, active when a valid input voltage is connected, preventing the battery voltage from exceeding a V_{OCHG} value. Should an overcharge condition be detected, the current path from the input to the battery is opened and a fault signal is activated (the CHG pin toggles at 8.2 Hz). When the battery voltage goes below V_{OCHG} , normal operations can only be restarted by disconnecting and connecting back again the input voltage (VIN).

8.5 Battery over-discharge protection

The battery over-discharge protection is a safety feature enabled only when no valid input voltage source ($V_{UVLO} < V_{IN} < V_{INOVP}$) is detected. Therefore, when the STBC02 and the system are powered off from the battery, an over-discharge of the battery itself is avoided. Should the battery voltage level be below V_{ODC} for more than t_{ODD} (over-discharge state), the STBC02 turns off and current sunk from the battery is reduced to less than 50 nA. When a valid input voltage source is detected, while the battery is in an over-discharge state, the STBC02 charger, SYS and LDO outputs are enabled. This condition persists until the battery voltage has exceeded the over-discharge released threshold (V_{ODCR}), otherwise any other disconnection of a valid input voltage source brings back the STBC02 to a battery over-discharge state.

8.6 Battery discharge overcurrent protection

When the STBC02 is powered off from the battery connected to the BAT pin, a discharge overcurrent protection circuit disables the STBC02 if the current sunk from the battery is in excess of I_{BATOCP} (whose value is programmable via SWIRE) for more than t_{DOD} .

The presence of a valid input voltage source or triggering the WAKE-UP input pin, allows normal operating conditions to be restored.

8.7 Battery fault protection

The STBC02 features a battery fault protection. The STBC02 charger is stopped if the battery voltage remains below 1 V for at least 16 seconds.

8.8 Floating voltage adjustment

The STBC02 features a floating voltage adjustment, controlled via SWIRE, allowing the battery floating voltage (four steps of 50 mV each) to be changed. Due to multiple battery charging processes and the aging of the battery, the floating voltage of the battery can change and be reduced. The floating voltage adjustment feature brings the floating voltage level back to the original nominal value. For safety reasons, the battery voltage overcharge threshold level ($V_{\rm OCHG}$) is linked to any floating voltage set. By default this feature is disabled and moreover, as no state is stored in any memory, every shutdown or shipping mode event resets the floating voltage at the default value.

DS11617 - Rev 5 page 25/35



8.9 Input overcurrent protection

When the STBC02 is powered off from a valid input voltage source, a current limitation circuit prevents the input current from increasing in an uncontrolled manner in case of excessive load. In fact, when V_{SYS} is lower than $V_{ILIMSCTH}$, the input current is limited so to have a reduced power dissipation. As soon as V_{SYS} increases over $V_{ILIMSCTH}$, the input current limit value is increased to I_{INLIM} .

8.10 SYS short-circuit protection, LDO current limitation

In battery mode condition, if a short-circuit on the SYS pin happens, the STBC02 is turned off (no deglitch). This short-circuit protection occurs until the SYS voltage drops below V_{SCSYS} .

If the LDO output is in a short-circuit condition, the maximum delivered current is limited to I_{SC}.

8.11 IN overvoltage protection

Should the input voltage source temporarily be V_{IN} > V_{INOVP} (for example due to a poorly regulated voltage source), then the STBC02 is powered off from the battery, thus any load connected to SYS is protected. As soon as the input voltage source goes back within a valid input range (V_{UVLO} < V_{IN} < V_{INOVP}), the STBC02 is then powered off again from V_{IN} .

8.12 Shutdown mode

A proper SWIRE sequence forces the STBC02 to enter in shutdown mode (low power); the current sunk from the battery is reduced to less than 50 nA. Both SYS and LDO pins are not supplied. Normal operating condition is restored either by connecting a valid input voltage source (V_{UVLO}<V_{IN}<V_{INOVP}) for at least t_{PW-VIN}.

8.13 Watchdog function

The watchdog function can be enabled by SWIRE commands (#27 enabled, #26 disabled). The watchdog pulse is generated on nRESET pin.

8.14 Thermal shutdown

The STBC02 is fully protected against overheating. During the charging process, if a T_{WRN} < T_{SD} temperature level is detected, a warning is signaled via the CHG output (toggling at 14.2 Hz). When in this condition, the programmed I_{PRE} and I_{FAST} are temporary halved. In case of a further temperature increase (up to T_{SD}) the STBC02 turns off, thus stopping the charging process. This condition is latched and normal operation can be restored only by disconnecting and reconnecting back again a valid input voltage source on the V_{IN} pin.

8.15 Reverse current protection

When the input voltage (V_{IN}) is higher than V_{UVLO} , but lower than the battery voltage V_{BAT} ($V_{UVLO} < V_{IN} < V_{BAT}$) the current path from BAT to IN is opened so to stop any reverse current flowing from the battery to the input voltage source. This event is signaled through the CHG flag.

DS11617 - Rev 5 page 26/35




9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 Flip Chip 30 (2.59x2.25 mm) package information

Figure 27. Flip Chip 30 (2.59x2.25 mm) package outline



DS11617 - Rev 5 page 27/35

0.305

0.335



mm Dim. Min. Max. Тур. 0.50 0.55 0.60 Α Α1 0.17 0.20 0.23 A2 0.33 0.35 0.37 0.23 0.26 0.29 b D 2.56 2.59 2.62 2 D1 Ε 2.22 2.25 2.28 E1 1.6 е 0.40 SE 0.20 SD 0.20

0.295

0.325

0.075

Table 11. Flip Chip 30 (2.59x2.25 mm) package mechanical data

Note:

fD

fΕ


CCC

The terminal A1 on the bumps side is identified by a distinguishing feature (for instance by a circular "clear area", typically 0.1 mm diameter) and/or a missing bump. The terminal A1 on the backside of the product is identified by a distinguishing feature (for instance by a circular "clear area", typically between 0.1 and 0.5 mm diameter, depending on the die size).

0.285

0.315

Figure 28. Flip Chip 30 (2.59x2.25 mm) recommended footprint



DS11617 - Rev 5 page 28/35



10 Ordering information

Table 12. Ordering information

Order code	LDO [V]	Control	Package
STBC02JR	3.0 V	SWIRE	Flip Chip 20
STBC02BJR	3.1 V		Flip Chip 30 0.4 mm pitch
STBC02AJR	3.3 V		o.+ mm pitch

DS11617 - Rev 5 page 29/35



Revision history

Table 13. Document revision history

Date	Revision	Changes
17-May-2016	1	Initial release.
02-Dec-2016	2	Updated Table 3: "Absolute maximum ratings" and Table 5: "Electrical characteristics".
29-Jun-2017	3	Updated Figure 2: "Pin configuration top through view", Section 6.10: "WAKE-UP", Section 6.11: "CHG" and Section 8.12: "Shutdown mode".
28-Feb-2022	4	Updated t _{PW-VIN} typical value in Table 5. Electrical characteristics.
05-Dec-2022	5	Updated Section 6.11 CHG.

DS11617 - Rev 5 page 30/35



Contents

1	Appl	lication schematic	3			
2	Pin c	Pin configuration (top through view)				
3	Maxi	aximum ratings				
4	Elect	trical characteristics	7			
5	Typic	cal performance characteristics	10			
6		ctional pin description				
	6.1	GND, AGND				
	6.2	NTC	14			
	6.3	ISET, IPRE	14			
	6.4	BATMS	14			
	6.5	BATSNS, BATSNSFV	14			
	6.6	BAT	15			
	6.7	IN	15			
	6.8	SYS	15			
	6.9	LDO	15			
	6.10	WAKE-UP	15			
	6.11	CHG	16			
	6.12	CEN	16			
	6.13	RESET_NOW (RESET_CLEAR), nRESET, RST_PENDING	16			
		6.13.1 Smart reset section control pin				
		6.13.2 Watchdog section control pin	17			
	6.14	SW1_OA, SW1_OB, SW1_I, SW2_OA, SW2_OB, SW2_I	18			
	6.15	SW_SEL	18			
7	Bloc	k diagram	21			
8	Oper	ration description	22			
	8.1	Power-on	22			
	8.2	Battery charger	22			
	8.3	Battery temperature monitoring	25			
	8.4	Battery overcharge protection	25			
	8.5	Battery over-discharge protection	25			
	8.6	Battery discharge overcurrent protection	25			
	8.7	Battery fault protection	25			
	8.8	Floating voltage adjustment	25			
	8.9	Input overcurrent protection	26			



	8.10	SYS short-circuit protection, LDO current limitation	. 26
	8.11	IN overvoltage protection	. 26
	8.12	Shutdown mode	. 26
	8.13	Watchdog function	. 26
	8.14	Thermal shutdown	. 26
	8.15	Reverse current protection	. 26
9	Packa	age information	.27
	9.1	Flip Chip 30 (2.59x2.25 mm) package information	. 27
10	Order	ing information	.29
Revi	sion h	istory	.30
List	of tabl	es	.33
List	of figu	ıres	.34



List of tables

Table 1.	Typical bill of material (BOM)	. 3
Table 2.	Pin description	. 4
Table 3.	Absolute maximum ratings	. 6
Table 4.	Thermal data	. 6
Table 5.	Electrical characteristics	. 7
Table 6.	Charging current setting	14
Table 7.	SYS voltage source	15
Table 8.	CHG pin state	16
Table 9.	SWIRE programming	18
Table 10.	I _{FAST} and I _{END}	23
Table 11.	Flip Chip 30 (2.59x2.25 mm) package mechanical data	28
Table 12.	Ordering information	29
Table 13.	Document revision history	30



List of figures

Figure 1.	STBC02 application schematic	. 3
Figure 2.	Pin configuration top through view	. 4
Figure 3.	Battery mode 3 V LDO load transient response	
Figure 4.	Thermal management	
Figure 5.	VIN mode, overvoltage protection	
Figure 6.	Pre-charge to fast charge mode transition threshold	
Figure 7.	Pre-charge to fast charge mode transition deglitch	
Figure 8.	Pre-charge to fast charge mode to no charge mode transition	
Figure 9.	Wake-up pin operation	
Figure 10.	VIN plug, charging initialization	
Figure 11.	Wake-up operation, VSYS and LDO rise overview	
Figure 12.	Wake-up operation, VSYS and LDO rise detail	
Figure 13.	VIN plug, charging initialization battery mode to VIN mode transition	12
Figure 14.	Shutdown mode entry and exit	
Figure 15.	VBAT to VSYS drop and VSYS to VLDO drop (10 mA)	13
Figure 16.	VBAT to VSYS drop and VSYS to VLDO drop (100 mA)	13
Figure 17.	CEN operation	13
Figure 18.	CEN operation, VIN plug/unplug	13
Figure 19.	Smart reset timing diagram	
Figure 20.	Watchdog timing diagram	18
Figure 21.	Single wire programming (SW_SEL INPUT)	20
Figure 22.	Start and stop timing bit range	
Figure 23.	STBC02 block diagram	21
Figure 24.	Charging flowchart	23
Figure 25.	End-of-charge flowchart	24
Figure 26.	CC/CV charging profile (not in scale)	24
Figure 27.	Flip Chip 30 (2.59x2.25 mm) package outline	27
Figure 28.	Flip Chip 30 (2.59x2.25 mm) recommended footprint	



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS11617 - Rev 5 page 35/35