







SN54AC245, SN74AC245

SCAS461G - FEBRUARY 1995 - REVISED JANUARY 2023

## **SNx4AC245 Octal Bus Transceivers With 3-State Outputs**

#### 1 Features

- V<sub>CC</sub> operation of 2 V to 6 V
- Inputs accept voltages to 6 V
- Max t<sub>pd</sub> of 7 ns at 5 V

### 2 Applications

- Pro Audio
- Video and Signage
- **Appliances**
- **Factory Automation and Control**

#### 3 Description


The 'AC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

#### Package Information(1)

. achage micrimation								
PART NUMBER	PACKAGE	BODY SIZE (NOM)						
	DB (SSOP, 20)	7.20 mm × 5.30 mm						
	DW (SOIC, 20)	12.80 mm × 7.50 mm						
SNx4AC245	N (PDIP, 20)	24.33 mm × 6.35 mm						
	NS (SO, 20)	12.60 mm × 5.30 mm						
	PW (TSSOP, 20)	6.50 mm × 4.40 mm						

For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels Logic Diagram (Positive Logic)



#### **Table of Contents**

1 Features1	8.2 Functional Block Diagram9
2 Applications1	8.3 Feature Description9
3 Description1	8.4 Device Functional Modes
4 Revision History2	9 Application Information Disclaimer10
5 Pin Configuration and Functions3	9.1 Application Information10
6 Specifications4	9.2 Typical Application10
6.1 Absolute Maximum Ratings4	9.3 Power Supply Recommendations11
6.2 ESD Ratings4	9.4 Layout11
6.3 Recommended Operating Conditions5	10 Device and Documentation Support12
6.4 Thermal Information5	10.1 Documentation Support12
6.5 Electrical Characteristics6	10.2 Receiving Notification of Documentation Updates12
6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V 0.3 V6	10.3 Support Resources12
6.7 Switching Characteristics, V <sub>CC</sub> = 5 V 5 V7	10.4 Trademarks12
6.8 Operating Characteristics7	10.5 Electrostatic Discharge Caution12
6.9 Typical Characteristics7	10.6 Glossary12
7 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable
8 Detailed Description9	Information12
8.1 Overview9	

#### 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision F (October 2003) to Revision G (January 2023)

Page



## **5 Pin Configuration and Functions**








Figure 5-2. SN54AC245 FK Package Top View

#### **Pin Functions**

F	PIN		DESCRIPTION				
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION				
1	DIR	I/O	Direction Pin				
2	A1	I/O	A1 Input/Output				
3	A2	I/O	2 Input/Output				
4	A3	I/O	A3 Input/Output				
5	A4	I/O	A4 Input/Output				
6	A5	I/O	A5 Input/Output				
7	A6	I/O	A6 Input/Output				
8	A7	I/O	A7 Input/Output				
9	A8	I/O	A8 Input/Output				
10	GND	_	Ground Pin				
11	B8	I/O	B8 Input/Output				
12	B7	I/O	B7 Input/Output				
13	В6	I/O	B6 Input/Output				
14	B5	I/O	B5 Input/Output				
15	B4	I/O	B4 Input/Output				
16	В3	I/O	B3 Input/Output				
17	B2	I/O	B2 Input/Output				
18	B1	I/O	B1 Input/Output				
19	OE	I/O	Output Enable				
20	VCC	_	Power Pin				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 V to V <sub>CC</sub> + 0.5 V	-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V			V
Vo	Output voltage <sup>(2)</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V			V
I <sub>IK</sub>	Input clamp current	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_{O} = 0$ to $V_{CC}$	-65	±50	mA
	Continuous current through V <sub>CC</sub> or GND	·		±200	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
V <sub>(E</sub>	(SD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AC	245	SN74AC245		UNIT
			MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub>	Supply voltage		2	6	2	6	V
		V <sub>CC</sub> = 3 V	2.1		2.1		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 3 V		0.9		0.9	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 3 V		-12		-12	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V		-24		-24	mA
		V <sub>CC</sub> = 5.5 V		-24		-24	
		V <sub>CC</sub> = 3 V		12		12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V		24		24	mA
		V <sub>CC</sub> = 5.5 V		24		24	
t/v	Input transition rise or fall rate			8		8	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### **6.4 Thermal Information**

		SNx4AC245						
THERMAL METRIC <sup>(1)</sup>		THERMAL METRIC <sup>(1)</sup> DB DW N NS PW (SOP) (SOIC) (PDIP) (SOP) (TSSOP)						
				20 PINS				
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	70	58	69	60	83	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DAD		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54A	C245	SN74AC245		LIMIT
PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			3 V	2.9			2.9		2.9		
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
.,		I <sub>OH</sub> = −12 mA	3 V	2.56			2.4		2.46		\ /
V <sub>OH</sub>		1 = 24 m A m A	4.5 V	3.86			3.7		3.76		V
		I <sub>OH</sub> = −24 mAmA	5.5 V	4.86			4.7		4.76		
		I <sub>OH</sub> = 50 mA <sup>1</sup>	5.5 V				3.85				
		I <sub>OH</sub> = -75 mA <sup>1</sup>	5.5 V						3.85		
			3 V		0.002	0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	4.5 V		0.001	0.1		0.1		0.1	
			5.5 V		0.001	0.1		0.1		0.1	
\ <u>\</u>		I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44	V
V <sub>OL</sub>		I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44	
		10L - 24 IIIA	5.5 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 50 mA <sup>1</sup>	5.5 V					1.65			
		I <sub>OL</sub> = 75 mA <sup>1</sup>	5.5 V							1.65	
1	A or B ports <sup>2</sup>	V <sub>I</sub> = V <sub>CC</sub> or 0	5.5 V			±0.1		± 1		± 1	
l <sub>l</sub>	OE or DIR	VI - VCC OI O	3.5 V			±0.1		± 1		± 1	μA
I <sub>OZ</sub>		$V_O = V_{CC}$ or GND, $V_I(OE) = V_{IL}$ or $V_{IH}$	5.5 V			±0.5		±10		±5	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or $I_O = 0$ GND,	5.5 V			4		80		40	μΑ
Ci		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF
C <sub>io</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		15						pF

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.
- 2. For I/O ports, the parameter IOZ includes the input leakage current.

## 6.6 Switching Characteristics, V<sub>CC</sub> = 3.3 V 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то		T <sub>A</sub> = 25°C		SN54A	C245	SN74A	C245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	B or A	1.5	5	8.5	1	11.5	1	9	ns
t <sub>PHL</sub>		AOID	BULA	1.5	5	8.5	1	10	1	9
t <sub>PZH</sub>	ŌĒ	A or B	2.5	7	11.5	1	13.5	2	12.5	no
t <sub>PZL</sub>	) OE	AUD	2.5	7.5	12	1	14.5	2	13.5	ns
t <sub>PHZ</sub>	- ŌE	A or B	2	6.5	12	1	13.5	1	12.5	ns
t <sub>PLZ</sub>		AUD	2	7	11.5	1	14	1.5	13	115

## 6.7 Switching Characteristics, $V_{CC} = 5 V 5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Section 7)


PARAMETER	FROM	то	T <sub>A</sub> = 25°C		SN54AC245		SN74AC245		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	A or B	B or A	1.5	3.5	6.5	1	8.5	1	7	ns
t <sub>PHL</sub>		BUIA	1.5	3.5	6	1	7.5	1	7	115
t <sub>PZH</sub>	ŌĒ	A or B	1.5	5	8.5	1	10	1	9	ns
t <sub>PZL</sub>	OL	AOID	1.5	5.5	9	1	10.5	1	9.5	115
t <sub>PHZ</sub>	ŌĒ	A or B	1.5	5.5	9	1	10.5	1	10	ns
t <sub>PLZ</sub>		AUID	1.5	5.5	9	1	10.5	1	10	115

## **6.8 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	CL = 50 pF, f = 1 MHz	45	pF

## **6.9 Typical Characteristics**










Figure 6-2. TPD vs V<sub>CC</sub> at 25°C




#### 7 Parameter Measurement Information




PARA	METER	R <sub>L</sub> C <sub>L</sub>		S1	S2	
	t <sub>PZH</sub>	<b>1 k</b> Ω	50 pF or	Open	Closed	
t <sub>en</sub>	t <sub>PZL</sub>	1 K22	150 pF	Closed	Open	
<b>.</b>	t <sub>PHZ</sub> 1 kΩ 50 pF		Open	Closed		
t <sub>dis</sub>	t <sub>PLZ</sub>	1 K22	50 pr	Closed	Open	
t <sub>pd</sub> or t <sub>t</sub>			50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES






VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

#### **8 Detailed Description**

#### 8.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4AC245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram



To Seven Other Channels
Logic Diagram (Positive Logic)

#### 8.3 Feature Description

The SNx4AC245 devices have a wide operating  $V_{CC}$  range from 2 V to 6 V with slower edge rates to minimize output ringing.

#### 8.4 Device Functional Modes

Table 8-1 lists the function modes of the SNx4AC245.

**Table 8-1. Function Table** 

INPU	TS <sup>(1)</sup>	OPERATION
ŌĒ	DIR	OFERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	Isolation

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

#### 9 Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SNx4AC245 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

#### 9.2 Typical Application




Figure 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the Section 6.3.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Section 6.3.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Section 9.4.2 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

#### 9.4.2 Layout Example




Figure 9-2. Layout Diagram



#### 10 Device and Documentation Support

#### **10.1 Documentation Support**

#### 10.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AC245	Click here	Click here	Click here	Click here	Click here	
SN74AC245	Click here	Click here	Click here	Click here	Click here	

#### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com

11-May-2023

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87758012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87758012A SNJ54AC 245FK	Samples
5962-8775801RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775801RA SNJ54AC245J	Samples
5962-8775801SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775801SA SNJ54AC245W	Samples
5962-8775801VSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775801VS A SNV54AC245W	Samples
SN74AC245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC245	Samples
SN74AC245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC245	Samples
SN74AC245DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC245	Samples
SN74AC245N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC245N	Samples
SN74AC245NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC245N	Samples
SN74AC245NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC245	Samples
SN74AC245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC245	Samples
SNJ54AC245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87758012A SNJ54AC 245FK	Samples
SNJ54AC245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775801RA SNJ54AC245J	Samples
SNJ54AC245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775801SA SNJ54AC245W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

## PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AC245, SN54AC245-SP, SN74AC245:

Catalog: SN74AC245, SN54AC245

● Enhanced Product: SN74AC245-EP, SN74AC245-EP

Military: SN54AC245

Space: SN54AC245-SP

NOTE: Qualified Version Definitions:



## **PACKAGE OPTION ADDENDUM**

www.ti.com 11-May-2023

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

www.ti.com 12-May-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AC245NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 12-May-2023



#### \*All dimensions are nominal

7 111 0111101101011	o are memma							
De	vice	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC	245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC	245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC	245NSR	so	NS	20	2000	367.0	367.0	45.0
SN74AC	245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-May-2023

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-87758012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8775801SA	W	CFP	20	1	506.98	26.16	6220	NA
5962-8775801VSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74AC245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AC245NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AC245FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AC245W	W	CFP	20	1	506.98	26.16	6220	NA

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated