





SN54AHCT374, SN74AHCT374 SCLS241M - OCTOBER 1995 - REVISED APRIL 2023

SNx4AHCT374 Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

1 Features

Texas

INSTRUMENTS

- Inputs are TTL-Voltage compatible
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- Programmable Logic Controller (PLC) •
- DCS and PAC: Analog Input Module
- Trains, Trams, and Subway Carriages
- **AC Inverter Drives**
- Printers

3 Description


The 'AHCT374 devices are octal edge-triggered Dtype flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

PART NUMBER	PACKAGE1	BODY SIZE (NOM)							
	DB (SSOP, 20)	7.20 mm × 5.30 mm							
SN74AHCT374	DW (SOIC, 20)	12.80 mm × 7.50 mm							
SIN/4AHC13/4	N (PDIP, 20)	24.33 mm × 6.35 mm							
	PW (TSSOP, 20)	6.50 mm × 4.40 mm							

Package Information

1. For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels

Logic Diagram (Positive Logic)





Page

Table of Contents

1 Features	.1
2 Applications	.1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	.3
6 Specifications	.4
6.1 Absolute Maximum Ratings	.4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	.5
6.5 Electrical Characteristics	.5
6.6 Timing Requirements	.5
6.7 Switching Characteristics	
6.8 Noise Characteristics	.6
6.9 Operating Characteristics	6
7 Parameter Measurement Information	

8 Detailed Description	
8.1 Overview	8
8.2 Functional Block Diagram	8
8.3 Device Functional Modes	
9 Application and Implementation	9
9.1 Power Supply Recommendations	
9.2 Layout	
10 Device and Documentation Support	
10.1 Documentation Support	
10.2 Receiving Notification of Documentation Updates	
10.3 Support Resources	. 10
10.4 Trademarks	
10.5 Electrostatic Discharge Caution	10
10.6 Glossary	
11 Mechanical, Packaging, and Orderable	
Information	11

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (July 2003) to Revision M (April 2023)


•	Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Information	
	table, Device Functional Modes, Application and Implementation section, Power Supply Recommendations	
	section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and	
	Orderable Information section	



5 Pin Configuration and Functions

OE	1	U	20	Vcc
1Q			19	8Q
1D	3		18	8D
2D			17	7D
2Q	5		16	7Q
3Q			15	6Q
3D	7		14	6D
4D	8		13	5D
4Q	9		12	5Q
GND	10		11	CLK

J, DB, DW, N, NS, or PW Package 20-Pin CDIP, SSOP, SOIC, PDIP, SO, or TSSOP (Top View)



(Top View)

	PIN	ТҮРЕ	DESCRIPTION
NAME	NO.		DESCRIPTION
ŌĒ	1	I	Enable pin
1Q	2	0	Output 1
1D	3	I	Input 1
2D	4	I	Input 2
2Q	5	0	Output 2
3Q	6	0	Output 3
3D	7	I	Input 3
4D	8	I	Input 4
4Q	9	0	Output 4
GND	10	_	Ground pin
CLK	11	I	Clock pin
5Q	12	0	Output 5
5D	13	I	Input 5
6D	14	I	Input 6
6Q	15	0	Output 6
7Q	16	0	Output 7
7D	17	I	Input 7
8D	18		Input 8
8Q	19	0	Output 8
V _{CC}	20	_	Power pin

Table 5-1. Pin Functions



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) 1

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Output voltage ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
lo	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V _{CC} or GND			±75	mA
T _{stg}	Storage temperature		-65	150	°C

(1) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
		Human-Body Model (A114-A) ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine Model (A115-A)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			SN54AHC	SN54AHCT374 MIN MAX		T374	UNIT
			MIN			MIN MAX	
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2 V	2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2 V		0.8		0.8	V
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage	High or low state	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2 V		-8		-8	mA
I _{OL}	Low-level output current	V _{CC} = 2 V		8		8	mA
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V		20		20	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.

6.4 Thermal Information

			SN74AH	СТ374		
THERMAL METRIC ⁽¹⁾		DB (SSOP)	SSOP) DW (SOIC) N (PDIP) PW (T		PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	70	58	69	83	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	_A = 25°C		SN54AHC	T374	SN74AHC	T374	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
V _{OH}	I _{OH} =8 mA	4.5 V	3.94			3.8		3.8		v
Mar	I _{OL} = 50 μA	- 4.5 V			0.1		0.1		0.1	V
V _{OL}	I _{OL} = 8 mA				0.36		0.44		0.44	v
l _l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μA
I _{oz}	$V_{O} = V_{CC}$ or GND, $V_{I} = V_{IH}$ or V_{IL}	5.5 V			±0.25		± 2.5		± 2.5	μA
I _{CC}	$V_{I} = V_{CC}$ or GND , $I_{O} = 0$	5.5 V			4		40		40	μA
ΔI_{CaC}^{\dagger}	One input at 3.4 V,Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		4	10				10	pF
Co	V _O = V _{CC} or GND	5 V		9						pF

6.6 Timing Requirements

over recommended operating free-air temperature range, , V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER		T _A = 25°C		SN54AHCT373		SN74AHCT373		UNIT
	PARAMETER		MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	6.5		6.5		6.5		ns
t _{su}	Setup time, data before CLK↑	2.5		2.5		2.5		ns
t _h	Hold time, data after CLK↑	2.5		2.5		2.5		ns

Copyright © 2023 Texas Instruments Incorporated



6.7 Switching Characteristics

PARAMETER	FROM	то	LOAD	т	_A = 25°C		SN54AHC	T374	SN74AHC	UNIT	
FARAIVIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT
£			C _L = 15 pF	90 ⁽¹⁾	140 ⁽¹⁾		80 ⁽¹⁾		80		MHz
f _{max}			C _L = 50 pF	85	130		75		75		IVITIZ
t _{PLH}	CLK	Q	C ₁ = 15 pF		5.6 ⁽¹⁾	9.4 ⁽¹⁾	1 ⁽¹⁾	10.5 <mark>(1)</mark>	1	10.5	
t _{PHL}		Q	С _L – 15 рг		5.6 ⁽¹⁾	9.4 ⁽¹⁾	1 ⁽¹⁾	10.5 <mark>(1)</mark>	1	10.5	20
t _{PZH}	OE	Q			6.5 <mark>(1)</mark>	10.2 ⁽¹⁾	1 ⁽¹⁾	11.5 <mark>(1)</mark>	1	11.5	ns
t _{PZL}		Q	C _L = 15 pF		6.5 <mark>(1)</mark>	10.2 ⁽¹⁾	1 ⁽¹⁾	11.5 <mark>(1)</mark>	1	11.5	
t _{PHZ}	OE	Q	C = 15 pE		6.2 <mark>(1)</mark>	10.2 ⁽¹⁾	1 ⁽¹⁾	11 ⁽¹⁾	1	11	
t _{PLZ}		Q	C _L = 15 pF		6.2 <mark>(1)</mark>	10.2	1 ⁽¹⁾	11 ⁽¹⁾	1	11	
t _{PLH}	CLK	Q	C ₁ = 50 pF		6.4	10.4	1	11.5	1	11.5	
t _{PHL}		Q	C _L = 50 pr		6.4	10.4	1	11.5	1	11.5	
t _{PZH}	ŌĒ	Q	C _L = 50 pF		7.3	11.2	1	12.5	1	12.5	ns
t _{PZL}		Q	C _L = 50 pr		7.3	11.2	1	12.5	1	12.5	
t _{PHZ}	OE	Q	$C_{1} = 50 \text{ pc}$		7	11.2	1	12	1	12	
t _{PLZ}		Q	C _L = 50 pF		7	11.2	1	12	1	12	
t _{sk(o)}			C _L = 50 pF			1 ⁽²⁾					

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, \text{ C}_{L} = 50 \text{ pF}, \text{ T}_{A} = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SNx	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	1.2	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	-1.2	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	3.8	·		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.

6.9 Operating Characteristics

T_A = 25°C

PARAMETER		TEST CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	27	pF



7 Parameter Measurement Information




Figure 7-1. Load Circuit and Voltage Waveforms

A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

E. All parameters and waveforms are not applicable to all devices.



8 Detailed Description


8.1 Overview

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram



To Seven Other Channels

8.3 Device Functional Modes

(Each Flip-Flop)										
	OUTPUT									
ŌĒ	CLK	D	Q							
L	1	Н	Н							
L	1	L	L							
L	H or L	Х	Q ₀							
Н	Х	Х	Z							

Table 8-1. Function Table (Each Flip-Flop)



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

9.2 Layout

9.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

9.2.1.1 Layout Example



Figure 9-1. Layout Example



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9686501Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9686501Q2A SNJ54AHCT 374FK	Samples
5962-9686501QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686501QR A SNJ54AHCT374J	Samples
5962-9686501QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686501QS A SNJ54AHCT374W	Samples
SN74AHCT374DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374	Samples
SN74AHCT374DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT374	Samples
SN74AHCT374DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT374	Samples
SN74AHCT374N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHCT374N	Samples
SN74AHCT374PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB374	Samples
SNJ54AHCT374FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9686501Q2A SNJ54AHCT 374FK	Samples
SNJ54AHCT374J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686501QR A SNJ54AHCT374J	Samples
SNJ54AHCT374W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686501QS A SNJ54AHCT374W	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



www.ti.com

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT374, SN74AHCT374 :

Catalog : SN74AHCT374

Military : SN54AHCT374

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT374DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT374PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

12-May-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT374DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT374DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT374PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

12-May-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9686501Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9686501QSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74AHCT374DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AHCT374N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHCT374FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AHCT374W	W	CFP	20	1	506.98	26.16	6220	NA

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated