SDAS170A - DECEMBER 1982 - REVISED JANUARY 1995

- Select True or Complementary Data
- Perform AND/NAND (Masking) of A or B Operand
- Cascadable to Expand Number of Operands
- Detect Zeros on A or B Operands
- 3-State Outputs Interface Directly With System Bus
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


description

The 'ALS857 are hextuple 2-line to 1-line multiplexers with 3-state outputs. The devices can provide either true (COMP low) or inverted (COMP high) data at the Y outputs. In addition, the 'ALS857 perform the logical AND function (A • B) and the clear function as well. The four modes of operation are:


- Select A-data inputs
- Select B-data inputs
- AND A inputs with B inputs
- Clear

In either of the first two modes, OPER = 0 is high if all the selected A or B inputs are low. The six Y outputs and the OPER = 0 output are all 3-state and rated at 12-mA and 24-mA I_{OL} for the SN54ALS857 and SN74ALS857, respectively. All outputs can be placed in the high-impedance state by applying a high level to the COMP, S0, and S1 inputs simultaneously.

SN54ALS857 . . . JT PACKAGE SN74ALS857 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ALS857 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

The SN54ALS857 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS857 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

IN	PUTS		OUTPUTS				
COMP	S1	S0	Υ	OPER = 0			
L	L	L	Α	H = all A inputs L			
L	L	Н	В	H = all B inputs L			
L	Н	L	A • B	Z			
L	Н	Н	L	L			
Н	L	L	Ā	H = all A inputs L			
Н	L	Н	B	H = all B inputs L			
Н	Н	L	A • B	Z			
Н	Н	Н	Z	Z			


logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

SN54ALS857, SN74ALS857 **HEX 2-TO-1 UNIVERSAL MULTIPLEXERS** WITH 3-STATE OUTPUTS

SDAS170A - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, TA: SN54ALS857	-55°C to 125°C
SN74ALS857	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN	54ALS8	57	SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
lOH	High-level output current			-1			-2.6	mA
lOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST OF	SN	54ALS8	57	SN74ALS857					
PARAMETER	TEST Co	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT		
VIK	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	V _{CC} -2		V _{CC} -2				
Voн	V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	vCC = 4.3 v	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2	0.4 V		
Voi	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	\/	
VOL	VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V	
lozh	$V_{CC} = 5.5 V$,	V _O = 2.7 V			20			20	μΑ	
lozL	$V_{CC} = 5.5 V$,	$V_0 = 0.4 \text{ V}$			-20			-20	μΑ	
lį	$V_{CC} = 5.5 V$,	$V_I = 7 V$			0.1			0.1	mA	
lіН	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ	
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA	
ΙΟ§	V _{CC} = 5.5 V,	V _O = 2.25 V	-15		-70	-15		-70	mA	
	V 55V	Outputs high		11	24		11	24		
ICC	V _{CC} = 5.5 V, See Note 1	Outputs low		16	33		16	33	⊣	
		Outputs disabled		18	36		18	36		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with all possible inputs grounded while achieving the stated output conditions.

switching characteristics (see Figure 1)

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	V _C C _L R1 R2 T _A	UNIT				
			SN54A	LS857	SN74ALS857			
			MIN	MAX	MIN	MAX		
	A or B (COMP high)	Y (inverting)	2	35	4	25		
	A or B (COMP low)	Y (noninverting)	2	27	4	18		
	S0 or S1	V	2	37	7	33	ns	
^t pd	COMP	Y	2	26	6	18		
	A or B	0050 0	2	45	5	37		
	S0 to S1	OPER = 0	2	30	5	23		
t _{en}	S0 to S1	, , , , , , , , , , , , , , , , , , ,	2	38	7	35	ns	
^t dis	50 (0 51	Y	2	43	2	23		
t _{en}	COMP	, , , , , , , , , , , , , , , , , , ,	2	37	8	24	ne	
^t dis	COIVIP	Υ	2	45	6	21	ns	
t _{en}	S 0	0050	2	29	6	20	ns	
^t dis	50	OPER = 0	2	42	11	27		
t _{en}	04	OPER A	2	28	6	25	no	
^t dis	S1	OPER = 0	2	37	3	19	ns	
^t en	COMP	ODER - 0	2	43	9	25		
^t dis	COWP	OPER = 0	2	36	6	20	ns	

[†] t_{pd} = t_{PLH} or t_{PHL}, t_{en} = t_{PZH} or t_{PZL}, t_{dis} = t_{PHZ} or t_{PLZ} † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGE OPTION ADDENDUM

4-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8753301LA	ACTIVE	CDIP	JT	24	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8753301LA SNJ54ALS857JT	Samples
SNJ54ALS857JT	ACTIVE	CDIP	JT	24	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8753301LA SNJ54ALS857JT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





4-Feb-2021

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated