



# Low Spurious Multiclock Generator for Audio AK8128MV

#### Features


- External Clock Input Frequencies:
  2.8224/3.072/11.2896/12.288/27.000MHz
- Two Frequency-Selectable Clock Outputs
- Selectable Clock Output Frequencies:
  - CLK1: 24.576/45.000/46.40625MHz
  - CLK2: 11.2896MHz/off
- Low Jitter Performance
  - Period Jitter (1σ):
  - 20 psec (Typ.) at CLK1-2
  - Long Term Jitter (1000 cycle, 1σ): 40 psec (Typ.) at CLK1-2
- Low Current Consumption: 8.0mA (Typ.) at 3.3V
- Output Load: 15pF (Max.)
  - Supply Voltage:
    - 3.0V to 3.6V
- Operating Temperature Range: -40°C to +85°C
- Package: 10-pin TMSOP (lead-free)

# Description

The AK8128MV is a member of AKM's low power multi clock generator family designed for a high quality audio clock with high performance C/N. The AK8128MV generates different frequency clocks from external clock input. It provides them to up to two outputs configured by pin-setting. The circuitries of PLL in AK8128MV are derived from AKM's long-term-experienced clock device technology, and enable clock output to perform low jitter and to operate with very low current consumption. The AK8128MV is available in a 10-pin TMSOP package.

## Applications

- Digital Television
- Personal Video Recorders
- Set-Top-Boxes
- Multi Media Receivers
- Digital Still Camera
- Digital Video Camera




#### **AK8128MV Multi Clock Generator**

## Block Diagram

## AK8128MV



# **Pin Descriptions**



## Package: 10-Pin TMSOP(Top View)

Pin No.	Pin Name	Pin Type	Description				
1	VDD2		Power Supply				
2	VSS2		Ground				
3	CLKIN	IN	External Clock Input. See table.1.				
4	VSS1		Ground				
5	VDD1		Power Supply				
6	CLK1	OUT	Clock Output. See table.1.				
7	S1		Frequency Select Pin 1. See table.1.				
8	S0	IN	Frequency Select Pin 0. See table.1. (1), (2				
9	TEST		Connect to GND (2)				
10	CLK2	OUT	Clock Output. See table.1.				

(1) Internal pull up 400kΩ (Typ.)

(2) Internal pull down 400kΩ (Typ.)

# **Ordering Information**

Part Number	Marking	Shipping Packaging	Package	Temperature Range
AK8128MV	128MV	Tape and Reel	10-pin TMSOP	-40 to 85 °C



## **Absolute Maximum Rating**

Over operating free-air temperature range unless otherwise noted <sup>(1)</sup>

Items	Symbol	Ratings	Unit
Supply voltage	VDD	-0.3 to 4.6	V
Input voltage	Vin	VSS-0.3 to VDD+0.3	V
Input current (any pins except supplies)	l <sub>iN</sub>	±10	mA
Storage temperature	Tstg	-55 to 130	°C

Note

(1) Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.



# ESD Sensitive Device

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKM recommends that this device is handled with appropriate precautions.

## **Recommended Operation Conditions**

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating temperature	Та	AK8128MV	-40		85	°C
Supply voltage <sup>(1)</sup>	VDD		3.0	3.3	3.6	V
Output Load Capacitance	Cpl	Pin: CLK1-2			15	pF

Note:

(1) Power to VDD1 and VDD2 requires to be supplied from a single source. A decoupling capacitor of  $0.1\mu$ F for power supply line should be installed close to each VDD pin.



# **DC Characteristics**

All specifications at VDD: over 3.0 to 3.6V, Ta = -40 to 85 °C unless otherwise noted

Parameter	Symbol	Conditions	MIN	ТҮР	МАХ	Unit
High level input voltage 1	V <sub>IH1</sub>	Pin: CLKIN, S1	0.7VDD			V
Low level input voltage 1	V <sub>IL1</sub>	Pin: CLKIN, S1			0.3VDD	V
High level input voltage 2	V <sub>IH2</sub>	Pin: S0	0.7VDD			V
Middle level input voltage 2	V <sub>IM2</sub>	Pin: S0	0.45VDD	0.5VDD	0.55VDD	V
Low level input voltage 2	V <sub>IL2</sub>	Pin: S0			0.3VDD	V
Input leak current 1	I <sub>L1</sub>	Pin: CLKIN	-1		+1	μA
Input leak current 2	I <sub>L2</sub>	Pin: S1	-20		+1	μA
Input leak current 3	I <sub>L3</sub>	Pin: S0	-20		+20	μA
Input leak current 4	I <sub>L4</sub>	Pin: TEST V <sub>IL</sub> =GND	-1		+1	μA
High Level output voltage	V <sub>OH</sub>	Pin: CLK1-2 I <sub>OH</sub> =-4mA	0.8VDD			V
Low level output Voltage	V <sub>OL</sub>	Pin: CLK1-2 I <sub>OL</sub> =+4mA			0.2VDD	V
Current consumption	I <sub>DD</sub>	Ta=25°C, No load S[0:1] = All Setting		8.0		mA



## **AC Characteristics**

All specifications at VDD: over 3.0 to 3.6V, Ta = -40 to 85 °C unless otherwise noted

Parameter	Symbol	Conditions	MIN	ТҮР	МАХ	Unit
		Pin: CLKIN		2.8224		MHz
		S[0:1] = "LL"		2.0221		
		Pin: CLKIN		3.072		MHz
		S[0:1] = "ML"				
External clock frequency		Pin: CLKIN S[0:1] = "LH"		11.2896		MHz
		Pin: CLKIN				
		S[0:1] = "MH"		12.288		MHz
		Pin: CLKIN				
		S[0:1] = "HL", "HH"		27.000		MHz
		Pin: CLKIN	20		70	0/
Input Clock Duty Cycle		At VDD/2	30		70	%
		Pin: CLK1		24.576		MHz
		S[0:1] = "LL", "LH", "ML", "MH"		24.570		
		Pin: CLK1		45.000		MHz
		S[0:1] = "HL"		10.000		
Output clock frequency	Pin: CLK1			46.40625		MHz
	S[0:1] = "HH" Pin: CLK2					
		S[0:1] = "LL", "LH", "ML", "MH"		11.2896		MHz
	Pin: CLK2 <sup>(1)</sup>					
		S[0:1] = "HL", "HH"				MHz
		Pin: CLK1, 2 <sup>(2)</sup>				
Period jitter <sup>(3)</sup>		S[0:1] = "LL", "LH", "ML", "MH"		20		ps
Period Jiller V		Pin: CLK1 <sup>(2)</sup>		15		ne
		S[0:1] = "HL", "HH"		15		ps
		Pin: CLK1, 2 <sup>(2)</sup>				
		S[0:1] = "LL", "LH", "ML", "MH"		40		ps
Long Term jitter (3)		1000cycles				
		Pin: CLK1 <sup>(2)</sup>		20		
		S[0:1] = "HL", "HH" 1000cycles		30		ps
Output Clock Duty Cycle		Pin: CLK1-2 <sup>(2)</sup>	45	50	55	%
Output clock rise time	t <sub>rise</sub>	Pin: CLK1, 2 <sup>(2)</sup>		1.5	3.0	ns
Output clock fall time	t <sub>fall</sub>	Pin: CLK1, 2 <sup>(2)</sup>		1.5	3.0	ns
Power-up Time <sup>(4)</sup>		Pin: CLK1, 2 <sup>(2)</sup>		0.2		ms
Output Lock Time (5)		Pin: CLK1 <sup>(2)</sup>		0.2		ms
(1) "I" Output		S[0:1] = "HL" ⇔ "HH"		0.2		

(1) "L" Output

(2) Measured with load capacitance of 15pF

(3)  $1\sigma$  in 10000 sampling or more

(4) The time to settle output into ±0.1% of specified frequency from the point that the power supply reaches VDD.

(5) The time to settle output into ±20ppm of specified frequency from the point that the S[0:1] is switched.



#### **Output clock frequency selection**


The AK8128MV generates a range of low-jitter and high-accuracy clock frequencies with two built-in PLLs and provides to up to two assigned outputs. A frequency selection at assigned output pin is configured by pin-setting of S0 (Pin8) and S1 (Pin7).

The selectable frequency is shown in Table1.

Selection Pin		Clock Input Frequency (MHz)	Clock Output Frequency (MHz)		
<b>SO</b> (Pin 8)	<b>S1</b> (Pin 7)	CLKIN (Pin 3)	<b>CLK1</b> (Pin 6)	<b>CLK2</b> (Pin 10)	
L	L	2.8224	24.576	11.2896	
L	Н	11. 2896	24.576	11.2896	
М	L	3. 072	24.576	11.2896	
М	Н	12. 288	24.576	11.2896	
Н	L	27.000	45.000	"L" Output	
Н	Н	27.000	46.40625	"L" Output	

Table 1: CLK1-2 Clock output Frequency

### **Typical Connection Diagram**



#### Figure 1: Typical Connection Diagram

- C1-2 : 0.1µF
- SW0 : Open is "H" and tied to GND is "L" for S0 because this pin has internal pull up resister.
- SW1 : Open is "M", tied to VDD is "H" and tied to GND is "L" for S1 because this pin has internal pull down and up resister.

## **PCB Layout Consideration**

The AK8128MV is a high-accuracy and low-jitter multi clock generator. For proper performances specified in this datasheet, careful PCB layout should be taken. The followings are layout guidelines based on the typical connection diagram shown in Figure 1


**Power supply line** – AK8128MV has two power supply pins (VDD1-2) which deliver power to internal circuitry segments. A  $0.1\mu$ F decoupling capacitor should be placed as close to each VDD pin as possible.

**Ground pin connection** – AK8128MV has two ground pins (VSS1-2). These pin require connecting to plane ground which will eliminate any common impedance with other critical switching signal return.  $0.1\mu$ F decoupling capacitors placed at VDD1 and VDD2 should be grounded at close to the VSS1 pin and the VSS2 pin, respectively.




# Package Information

- Mechanical data
  - 10 TMSOP






• Marking



- a: #1 Pin Index b: Part number
- c: Date code (3 digits, Year/month/Lot No.)

### • RoHS Compliance



All integrated circuits form Asahi Kasei Microdevices Corporation (AKM) assembled in "lead-free" packages\* are fully compliant with RoHS.

(\*) RoHS compliant products from AKM are identified with "Pb free" letter indication on product label posted on the anti-shield bag and boxes.



#### IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components<sub>Note1</sub> in any safety, life support, or other hazard related device or system<sub>Note2</sub>, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.

Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

 It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.