

 <div style="display: inline-block; vertical-align: middle; margin-left: 20px;"> <h1 style="margin: 0;">AP1151</h1> <h2 style="margin: 0;">200mA Output, High PSRR, Low Noise LDO Regulator Adjustable Output Voltage Type</h2> </div>

1. General Description

The AP1151 is a low dropout linear regulator with On/Off control, which can supply 200mA load current. The output voltage can be set between 1.3 to 13.5V by an external resistor, and the output capacitor is available to use a small 0.22uF ceramic capacitor.

The AP1151 has a built-in over-current protection and thermal shutdown protection circuit, and is possible to provide two types of package, the AP1151ADS is the SOT23-5 package and the AP1151AEU is the PLP1822-6 package with Heat Sink pad.

2. Features

- | | |
|---|--|
| <ul style="list-style-type: none"> • Operating Temperature Range • Operating Voltage Range • Output Current • Settable range of output voltage • Reference voltage accuracy • Dropout Voltage • Ripple Rejection • Available very low noise application • Available to use a small ceramic capacitor • On/Off control (High active) • Built-in Short circuit protection, thermal shutdown • Package | <ul style="list-style-type: none"> -40 to 85°C 2.1 to 14.0V 200mA 1.3 to 13.5V 1.27V ± 20mV 120mV at I_{OUT}=100mA 80dB at 1kHz AP1151ADS : SOT23-6 AP1151AEU : PLP1822-6 (with Ex-posed Pad) |
|---|--|

3. Applications

- | | |
|--|---|
| <ul style="list-style-type: none"> • RF Power Supplies • Low Noise Image Sensor Unit • High Speed/High Precision A-D, D-A, Amplifier • Precision Power Supplies • Post Regulator for Switching Supplies | <ul style="list-style-type: none"> PLL, VCO, Mixer, LNA Digital Still Camera Audio Equipment Medical Equipment Instrumentation Car Infotainment |
|--|---|

4. Table of Contents

1. General Description	1
2. Features	1
3. Applications	1
4. Table of Contents	2
5. Block Diagram	3
6. Ordering Guide	3
7. Pin Configuration and Functions	4
■ Pin Configurations	4
■ Functions	4
8. Absolute Maximum Ratings	6
9. Recommended Operating Conditions	6
10. Electrical Characteristics	7
■ Electrical Characteristics of $T_a=T_j=25^{\circ}\text{C}$	7
■ Electrical Characteristics of $T_a=-40^{\circ}\text{C}$ to 85°C	8
11. Description	9
11.1 DC Characteristics	9
11.2 DC Temperature Characteristics	11
11.3 AC Characteristics	13
11.4 About stable operation	20
11.5 On/Off Control	21
11.6 Noise Pass Terminal	21
11.7 Notes on output terminal (V_{OUT}) to GND short-circuit evaluation	21
11.8 Thermal Resistance and Power Dissipation	22
12. Definition of term	24
■ Protections	24
13. Recommended External Circuit	25
■ Recommended External Circuit	25
14. Package	27
■ Outline Dimensions	27
▪ SOT23-6	27
▪ PLP1822-6	27
15. Revise History	28
IMPORTANT NOTICE	29

5. Block Diagram





Figure 1. Block Diagram

6. Ordering Guide



AP1151ADS	Ta = -40 to 85°C	SOT23-6
AP1151AEU	Ta = -40 to 85°C	PLP1822-6

7. Pin Configuration and Functions

Pin Configurations



Functions

Pin No.		Pin Description	Internal Equivalent Circuit	Description
SOT23 -6	PLP1822 -6			
1	5	V_{OUT}		Output Terminal
2	6	FB		Feedback Terminal
3	4	V_{IN}		Input Terminal
4	3	V_{CONT}		On/Off Control Terminal
5	2	GND		Ground Terminal

Pin No.		Pin Description	Internal Equivalent Circuit	Description
SOT23 -6	PLP1822 -6			
6	1	NP		<p>Noise Bypass Terminal</p> <p>Connect a bypass capacitor between GND.</p>
-	Exposed Pad	-		<p>Ground Terminal Heat dissipation pad</p> <p>Exposed Pad must be connected to GND.</p>

8. Absolute Maximum Ratings

Parameter	Symbol	min	max	Unit	Condition	
Supply Voltage	$V_{CC(MAX)}$	-0.4	16	V		
Reverse Bias Voltage	$V_{REV(MAX)}$	-0.4	6	V	$V_{OUT(TYP)} \leq 2.0V$	
		-0.4	14.5	V	$2.0V \leq V_{OUT(TYP)}$	
FB Terminal Voltage	$V_{FB(MAX)}$	-0.4	5	V		
NP Terminal Voltage	$V_{NP(MAX)}$	-0.4	5	V		
V_{CONT} Terminal Voltage	$V_{CONT(MAX)}$	-0.4	16	V		
Junction Temperature	T_j	-	150	°C		
Storage Temperature Range	T_{STG}	-55	150	°C		
Power Dissipation	SOT23-6	P_D	-	500	mW	(Note 1)
	PLP1822-6			1500	mW	(Note 1)

Note 1. A 4-layer JEDEC51-3 compliant board is used.

If the temperature exceeds 25°C, be sure to derate at Figure 2.

SOT23-6 : $\theta_{JA} = 250^\circ\text{C/W}$ (A 2-layer board is used.)

PLP1822-6 : $\theta_{JA} = 83^\circ\text{C/W}$ (A 4-layer JEDEC51-3 compliant board is used.)

WARNING: The maximum ratings are the absolute limitation values with the possibility of the IC breakage. When the operation exceeds this standard quality cannot be guaranteed.




Figure 2. Maximum Power Dissipation

9. Recommended Operating Conditions

Parameter	Symbol	min	typ	max	Unit	Condition
Operating Temperature Range	T_a	-40	-	85	°C	
Operating Voltage Range	V_{OP}	2.1	-	14	V	
Output Voltage Range	V_{OUT}	1.3	-	13.5	V	

10. Electrical Characteristics

■ Electrical Characteristics of Ta=Tj=25°C

The parameters with min or max values will be guaranteed at Ta=Tj=25°C.

(V_{IN}=4.0V, R1=51kΩ, R2=68kΩ, V_{CONT}=1.8V, Ta=Tj=25°C, unless otherwise specified.)

Parameter	Symbol	Condition	min	typ	max	Unit
FB Terminal Voltage	V _{FB}	I _{OUT} =5mA	1.250	1.270	1.290	V
Line Regulation	LinReg	ΔV _{IN} =5V	-	0.0	5.0	mV
Load Regulation (Note 2)	LoaReg	I _{OUT} =5mA~100mA	-	11	27	mV
		I _{OUT} =5mA~200mA	-	26	61	mV
Dropout Voltage	V _{DROP}	I _{OUT} =50mA	-	80	140	mV
		I _{OUT} =100mA	-	120	210	mV
		I _{OUT} =200mA	-	200	350	mV
Maximum Output Current (Note 3)	I _{OUT(MAX)}	When V _{OUT} drops 0.3V	240	320	-	mA
Quiescent Current	I _Q	I _{OUT} =0mA	-	78	125	μA
Standby Current	I _{STANDBY}	V _{CONT} =0V	-	0.0	0.1	μA
Ground Terminal Current	I _{GND}	I _{OUT} =50mA	-	1.0	1.8	mA
Control Terminal (VCONT)						
VCONT Terminal Current	I _{CONT}	V _{CONT} =1.8V	-	5.0	15.0	μA
VCONT Terminal Voltage	V _{CONT}	V _{OUT} ON state	1.8	-	-	V
		V _{OUT} OFF state	-	-	0.35	V
Reference Value						
NP Terminal Voltage	V _{NP}		-	1.27	-	V
Output Voltage / Temp.	Vo/Ta		-	35	-	ppm /°C
Short Circuit Current	I _{SHORT}		-	360	-	mA
Output Noise Voltage	V _{NOISE}	C _L =1.0μF, C _{NP} =0.01μF C _{FB} =100pF, I _{OUT} =30mA	-	34	-	μVrms
Ripple Rejection	R.R	C _L =1.0μF, C _{NP} =0.01μF C _{FB} =100pF, I _{OUT} =10mA f=1kHz	-	80	-	dB
Rise Time	tr	C _L =1.0μF, C _{NP} =0.001μF C _{FB} =100pF V _{CONT} : Pulse Wave (100Hz) V _{CONT} ON → V _{OUT} ×95% point	-	40	-	μs

Note 2. Load Regulation changes with output voltage.

The value mentioned above is guaranteed with the condition at R1=51kΩ, R2=68kΩ (set at V_{OUT(TYP)}=3.0V).

Note 3. The maximum output current is limited by power dissipation.

■ Electrical Characteristics of Ta=-40°C to 85°C

The parameters with min or max values will be guaranteed at Ta=-40°C to 85°C.

(V_{IN}=4.0V, R1=51kΩ, R2=68kΩ, V_{CONT}=1.8V, Ta= -40 ~ 85°C, unless otherwise specified.)

Parameter	Symbol	Condition	min	typ	max	Unit
FB pin Voltage	V _{FB}	I _{OUT} =5mA	1.240	1.270	1.300	V
Line Regulation	LinReg	ΔV _{IN} =5V	-	0.0	8.0	mV
Load Regulation (Note 4)	LoaReg	I _{OUT} =5mA~100mA	-	11	50	mV
		I _{OUT} =5mA~200mA	-	26	80	mV
Dropout Voltage	V _{DROP}	I _{OUT} =50mA	-	80	180	mV
		I _{OUT} =100mA	-	120	270	mV
		I _{OUT} =200mA	-	200	390	mV
Maximum Output Current (Note 5)	I _{OUT(MAX)}	When V _{OUT} drops 0.3V	220	320	-	mA
Quiescent Current	I _Q	I _{OUT} =0mA	-	78	150	μA
Standby Current	I _{STANDBY}	V _{CONT} =0V	-	0.0	0.5	μA
GND Pin Current	I _{GND}	I _{OUT} =50mA	-	1.0	2.2	mA
Control Terminal (VCONT)						
VCONT Terminal Current	I _{CONT}	V _{CONT} =1.8V	-	5.0	15.0	μA
VCONT Terminal Voltage	V _{CONT}	V _{OUT} ON state	1.8	-	-	V
		V _{OUT} OFF state	-	-	0.35	V
Reference Value						
NP Terminal Voltage	V _{NP}		-	1.27	-	V
Output Voltage / Temp.	V _{O/Ta}		-	35	-	ppm / °C
Short Circuit Current	I _{SHORT}		-	360	-	mA
Output Noise Voltage	V _{NOISE}	C _L =1.0μF, C _{NP} =0.01μF C _{FB} =100pF, I _{OUT} =30mA	-	34	-	μVrms
Ripple Rejection	R.R	C _L =1.0μF, C _{NP} =0.01μF C _{FB} =100pF, I _{OUT} =10mA f=1kHz	-	80	-	dB
Rise Time	tr	C _L =1.0μF, C _{NP} =0.001μF C _{FB} =100pF V _{CONT} : Pulse Wave (100Hz) V _{CONT} ON → V _{OUT} ×95% point	-	40	-	μs


Note 4. Load Regulation changes with output voltage. The value mentioned above is guaranteed with the condition at R1=51kΩ, R2=68kΩ (set at V_{OUT(TYP)}=3.0V).

Note 5. The maximum output current is limited by power dissipation.


11. Description

11.1 DC Characteristics


■ Line Regulation




■ Load Regulation (VOUT(TYP) = 3.0V)




■ Regulation Point (2.1V ≤ VOUT(typ))




■ Dropout Voltage vs Output Current




■ Output Short-Circuit Current




■ Reverse Bias Current




■ CONT Terminal Current and On/Off Point



■ Quiescent Current vs Output Current




■ Standby Current (V_{CONT}=0V)




11.2 DC Temperature Characteristics


■ Maximum Output Current




■ Quiescent Current




■ Dropout Voltage




■ CONT Terminal Current




■ CONT Terminal On/Off point




■ Short Circuit Current




■ V_{REF} ($V_{REF(TYP)}=1.27V$)




■ V_{OUT} ($V_{OUT(TYP)}=3.0V$)



■ Line Regulation ($V_{OUT(TYP)}=3.0V$, $T_a=T_j$)



■ Load Regulation




11.3 AC Characteristics


• Ripple Rejection

The ripple rejection characteristic depends on the characteristic and the capacity value of the capacitor connected with the output side. The ripple rejection characteristic of 50kHz or more changes greatly in the capacitor on the output side and PCB pattern. Please confirm stability if necessary while operated.

■ $C_L=1.0\mu\text{F}$: Ceramic (C), Tantalum (T)




■ Test conditions




$V_{OUT(TYP)}=3.0\text{V}$: $R_2=163.5\text{k}\Omega$


■ $C_L=0.22\mu\text{F}, 1.0\mu\text{F}, 2.2\mu\text{F}, 10\mu\text{F}$: Ceramic




■ $C_{NP}=0.001\mu\text{F}, 0.01\mu\text{F}, 0.1\mu\text{F}$




■ R.R vs I_{OUT} : Frequency=1kHz




■ R.R vs Low V_{IN}: Frequency=1kHz



■ C_{FB} = 100pF, 1000pF, 0.01μF, 0.1μF
V_{OUT(TYP)} = 1.3V




■ Test conditions




- V_{OUT(TYP)} = 1.3V: R1=120kΩ, R2=2.8kΩ
- 3.0V: R1=120kΩ, R2=163.5kΩ
- 5.0V: R1=120kΩ, R2=352kΩ
- 8.0V: R1=75kΩ, R2=397kΩ
- 13.0V: R1=51kΩ, R2=470kΩ


■ V_{OUT(TYP)} = 1.3V




■ V_{OUT(TYP)} = 5.0V



■ $V_{OUT(TYP)} = 8.0V$



■ $V_{OUT(TYP)} = 13V$





• Output Noise

It is more effective if it increases the CNP than to increase the CL is the case that require low noise. CNP capacity is recommended 0.01 μ F to 0.1 μ F. Amount of noise will be a lot higher output voltage products.


■ V_{OUT} vs Noise

$R1=51k\Omega$, $R2=1.2k\Omega \sim 470k$




$V_{OUT(TYP)} = 3.0V$: $R2=163.5k\Omega$


■ C_{NP} vs Noise




■ I_{OUT} vs Noise



■ C_{NP} vs Noise (C_L : Ceramic)
 $C_{FB}=100pF, 1000pF, 0.01\mu F, 0.1\mu F$




■ I_{OUT} vs Noise (C_L : Ceramic)
 $C_{FB}=100pF, 1000pF, 0.01\mu F, 0.1\mu F$




• On/Off Transient

The rise time of the IC will be slow and C_L , C_{NP} is large. Rise time is dependent C_L , on the C_{NP} , fall time is dependent on the C_L .




■ Test conditions




$V_{OUT(TYP)}=3.0V : R2=163.5k\Omega$


■ $C_L=1.0\mu F, 2.2\mu F, 4.7\mu F$




■ $C_L=1.0\mu F, 2.2\mu F, 4.7\mu F$



■ $C_{NP}=0.001\mu F, 0.01\mu F, 0.1\mu F$




■ $C_{NP}=0.001\mu F, 0.01\mu F, 0.1\mu F$



• Load Transient


IC can improve the load change to keep some flow of load current. When there is a fast large current change, please increase the load side capacitor. It can reduce the voltage fluctuation.

■ Test conditions




$V_{OUT(TYP)} = 3.0V : R2=163.5k\Omega$


■ I_{OUT}=0⇒30mA, 0⇒100mA, 0⇒200mA




■ I_{OUT}=30⇒0mA, 100⇒0mA, 200⇒0mA




■ I_{OUT}=5⇒30mA, 5⇒100mA, 5⇒200mA




■ I_{OUT}=30⇒5mA, 100⇒5mA, 200⇒5mA



■ $C_L=1.0\mu\text{F}, 2.2\mu\text{F}, 4.7\mu\text{F}$: $I_{OUT}=0\Rightarrow 30\text{mA}$




■ $C_L=1.0\mu\text{F}, 2.2\mu\text{F}, 4.7\mu\text{F}$: $I_{OUT}=30\Rightarrow 0\text{mA}$




• Line Transient

■ Test conditions




$V_{OUT(TYP)}=3.0\text{V}$: $R2=163.5\text{k}\Omega$

■ $C_L=1.0\mu\text{F}, 2.2\mu\text{F}, 4.7\mu\text{F}$



■ $C_{NP}=0.001\mu\text{F}, 0.01\mu\text{F}, 0.1\mu\text{F}$



11.4 About stable operation

AP1151 is required for input and output capacitors in order to maintain the regulator's loop stability.

•Input Capacitor (C_{IN})

The input capacitor is necessary when the battery is discharged, the power supply impedance increases, or the line distance to the power supply is long. This capacitor might be necessary on each individual IC even if two or more regulator ICs are used. It is not possible to determine this indiscriminately. Please confirm the stability while mounted.

The recommended value is C_{IN} = 1.0μF.

•Output Capacitor (C_L)

Operation is stabilized by 0.22μF (V_{OUT} ≥ 1.3V) the output side capacitor (C_L). Without taking into account the ESR if C_L is equal to or greater than 0.22μF in the entire operating temperature range, it can also be used tantalum capacitor not only the ceramic capacitor.

However, since there are variations in the capacity component, can only capacity, please use larger. And large capacitance value as the output noise and ripple noise is reduced small, furthermore, also improves the response to further output side load fluctuation. The IC does not damage by increasing the capacity

In addition, since the low output voltage product is easier to be oscillation, please use or tantalum capacitor to increase the C_L capacity. More of the tantalum capacitor can be obtained the same stability with a smaller value. This serves as the ESR of the tantalum capacitor damping resistance, are considered IC to a more stable operation.

The recommended value is C_{IN} = 1.0μF.

Figure 3 means that IC stable operation with a ceramic capacitor of 0.1μF except for the small current region. In the low voltage and low current region does not stable operation is necessary to increase the capacity. Please select the optimum output capacitor by using voltage and current used. The output side capacitor (C_L) is stable operating larger. (Stable operation area will spread). Please use only the large capacity can be.




Figure 3. Stable operation area vs. voltage, current, and ESR

Note 6. Capacitor product was used in the evaluation


Kyocera:CM05B104K10AB,CM05B224K10AB,CM105B104K16A,CM105B224K16A,CM21B225K10A

Murata:GRM36B104K10,GRM42B104K10,GRM39B104K25,GRM39B224K10,GRM39B105K6.3


•Bias voltage and temperature characteristics of the ceramic capacitor

Generally, a ceramic capacitor has both a temperature characteristic and a voltage characteristic. Please consider both characteristics when selecting the part. The B curves are the recommend characteristics.

■ Capacitance versus Voltage



■ Capacitance versus Ambient Temperature



11.5 On/Off Control

It is recommended to turn the regulator off when the circuit following the regulator is non-operating. A design with little electric power loss can be implemented. We recommend the use of the on/off control of the regulator without using a high side switch to provide an output from the regulator. A highly accurate output voltage with low voltage drop is obtained. Because the control current is small, it is possible to control it directly by CMOS logic. The pull-down resistor (500k Ω) is built-in.

Table 1. Control terminal voltage and operating state

Control terminal voltage (V_{CONT})	Status
$V_{CONT} > 1.8V$	ON
$V_{CONT} < 0.35V$	OFF

11.6 Noise Pass Terminal

The noise and the ripple rejection characteristics depend on the capacitance on the Np terminal. The ripple rejection characteristic of the low frequency region improves by increasing the capacitance of C_{NP} . A standard value is $C_{NP}=0.001\mu F$. Increase C_{NP} in a design with important output noise and ripple rejection requirements. The IC will not be damaged if the capacitor value is increased. The On/Off switching speed changes depending on the NP terminal capacitance. The switching speed slows when the capacitance is large.

11.7 Notes on output terminal (V_{OUT}) to GND short-circuit evaluation

The resonance phenomenon due to stick to the output terminal CL (C component) and the short-circuit line (L component), the output terminal will become a negative potential. Output terminal parasitic transistor operates in the IC enters the minus side, leads to the worst case burning for packages that latch-up phenomenon occurs in the IC (white smoke) or damage.

The resonance phenomenon appears remarkably In the ESR value is small ceramic capacitors and the like of the capacitor. As a measure of this phenomenon, we can to reduce the resonance phenomenon to be short-circuited by connecting the short-circuit line and the series in more than 2 Ω resistance. This allows you to prevent latch-up phenomenon in the IC.

In large tantalum and electrolytic capacitor of ESR, it generally influence of there resonance phenomenon ESR value is greater than or equal to 2Ω is reduced. Also, if a constraint or the like on your set can not be performed the measures as described above, please insert a schottky diode between GND terminal and the output terminal. This parasitic transistor in the internal IC will not work. A result, you can avoid the latch-up because the parasitic transistor does not work.

11.8 Thermal Resistance and Power Dissipation

•How to determine the thermal resistance when mounted on PCB

The thermal resistance when mounted is expressed as follows:

$$T_j = \theta_{JA} \times P_D + 25$$

T_j of IC is set around 150°C . P_D is the value when the thermal sensor is activated. If the ambient temperature is 25°C , then:

$$150 = \theta_{JA} \times P_D + 25$$

$$\theta_{JA} \times P_D + 25 = 150$$

$$\theta_{JA} \times P_D = 125$$

$$\theta_{JA} = \frac{125}{P_D} (\text{°C/W})$$

•Simple method to calculate Power Dissipation(P_D)

Mount the IC on the print circuit board. P_D will be $V_{IN} \times I_{IN}$ when the short circuit on the output side of the IC. The output terminal short-circuited with GND to measure gradually the input current gradually increase the input voltage. Increase gradually to 10V position the input voltage. Initial input current value is the maximum instantaneous output current value, but gradually decreased due to the temperature rise of the chip, it will eventually become a thermal equilibrium state (natural air cooling). This is calculated by using the input current value and the input voltage value when became constant.

$$P_D (\text{mW}) \cong V_{in}(\text{V}) \times I_{in}(\text{mA})$$

•Maximum available current at the maximum temperature

Available at the time the highest operating temperature current, you can ask in the graph of [Figure 4](#). Than DP_D value obtained from the graph of [Figure 4](#), the maximum available current at the time of the maximum temperature can be calculated by the following equation.

$$I_{out} \cong \{DP_D \div (V_{in,MAX} - V_{out})\}$$




Figure 4. The simple method to calculate PD

12. Definition of term

■ Characteristics

Each characteristic will be measured in a short period not to be influenced by joint temperature (T_j).

- **Output Current (I_{OUT})**

Normal output current that can be used. And a range of overheat protection does not operation.

- **Maximum Output Current ($I_{OUT(MAX)}$)**

The rated output current is specified under the condition where the output voltage drops 0.3V the value specified with $I_{OUT}=5\text{mA}$. The input voltage is set to $V_{OUT(TYP)}+1\text{V}$ and the current is pulsed to minimize temperature effect.

- **Dropout Voltage (V_{DROP})**

The dropout voltage is the difference between the input voltage and the output voltage at which point the regulator starts to fall out of regulation. Below this value, the output voltage will fall as the input voltage is reduced. It is dependent upon the load current and the junction temperature.

- **Line Regulation (LinReg)**

Line regulation is the ability of the regulator to maintain a constant output voltage as the input voltage changes. The line regulation is specified as the input voltage is changed from $V_{IN}=V_{OUT(TYP)}+1\text{V}$ to $V_{OUT(TYP)}+6\text{V}$. It is a pulse measurement to minimize temperature effect.

- **Load Regulation (LoaReg)**

Load regulation is the ability of the regulator to maintain a constant output voltage as the load current changes. It is a pulsed measurement to minimize temperature effects with the input voltage set to $V_{IN}=V_{OUT(TYP)}+1\text{V}$. The load regulation is specified output current step conditions of 5mA to 100mA.

- **Ripple Rejection (R.R)**

Ripple rejection is the ability of the regulator to attenuate the ripple content of the input voltage at the output. It is specified with 200mVrms, 1kHz super-imposed on the input voltage, where $V_{IN}=V_{OUT}+1.5\text{V}$. Ripple rejection is the ratio of the ripple content of the output vs. input and is expressed in dB.

- **Standby Current ($I_{STANDBY}$)**

Standby current is the current, which flows into the regulator when the output is turned off by the control function ($V_{CONT}=0\text{V}$).

■ Protections

- **Over Current Protection**

The over current sensor protects the device when there is excessive output current. It also protects the device if the output is accidentally connected to ground.

- **Thermal Shutdown Protection**

When the power loss of the regulator there are many, it is the ability to limit such that does not exceed the allowable power consumption. Output and the chip temperature reaches about 150°C is turned OFF. However, when the temperature of the chip is reduced, and the output is turned ON again.

13. Recommended External Circuit

■ Recommended External Circuit




Figure 5. External connection circuit example

Table2. Recommended external components example

Parts	min	typ	max	UNIT	備考
C _{IN}	-	1.0	-	μF	
C _L	-	1.0	-	μF	
C _{NP}	-	0.001	-	μF	
C _{FB}		100		pF	
R1	-	51	-	kΩ	V _{OUT(TYP)} =3.0V設定時
R2	-	68	-	kΩ	V _{OUT(TYP)} =3.0V設定時

Note 7. The above table of values is the recommended example. Please apply the optimal value on the check prior to the time of your on your board.

The output voltage is determined by the following formula.

$$V_{OUT(TYP)} = \frac{R_1 + R_2}{R_1} \times V_{FB} (1.27V)$$

PFfeedback resistors R1, R2, please select the resistance to flow more than the current 10μA. The current value is fixed with $\frac{V_{FB}}{R1}$. In the actual application, either ceramic or tantalum capacitor can be used for C_{IN} and C_{OUT}. Please refer to 11.4 for more details. Resistance value of R2, be less than 510kΩ. In case of high output voltage, please adjust R1 value in order to make R2 value smaller than 510kΩ. FB terminal because impedance is high, making it susceptible to the influence of external noise and the like. By connecting the capacity C_{FB} between the V_{OUT} -FB terminal can reduce their impact, also it reduces output noise.

■ Recommended Layout





Figure 6. Layout pattern example

- ① Place the input capacitor C_{IN} as close as possible to the V_{IN} and GND.
- ② Place the output capacitor C_L as close as possible to the V_{OUT} and GND.
- ③ Place the feedback resistor R_1 , R_2 as close as possible to the FB terminal. When connecting the output voltage V_{OUT} and the feedback resistor R_2 , please wiring from the vicinity of the + terminal output capacitor C_L .
- ④ Place the FB bypass capacitor C_{FB} as close as possible to the V_{OUT} pin and the FB terminal.
- ⑤ PCB wiring, so as to strengthen the GND area.
- ⑥ PLP1822-6 of Exposed-Pad has become a shared with the ground of the IC. Please connect to the PCB ground always. Vias (heat dissipation hole) is an effective heat dissipation to the PCB of each layer.

14. Package


■ Outline Dimensions

• SOT23-6




Unit: mm

• PLP1822-6



Unit : mm



- (1) 1pin Indication
- (2) Market No. (XX:Output Voltage code)
- (3) Year code (last 1 digit)
- (4) Week code
- (5) Management code

15. Revise History

Date (YY/MM/DD)	Revision	Page	Contents
15/1/21	00	-	First edition
17/3/24	01	-	Completely revised as PLP1822-6 package is added

IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.